이 애플리케이션의 일부 콘텐츠는 현재 사용할 수 없습니다.
이 상황이 계속되면 다음 주소로 문의하십시오피드백 및 연락
1. (WO2017142636) ALTERNATING ANTI-PARALLEL DIODE MIXER STRUCTURE
국제사무국에 기록된 최신 서지정보    정보 제출

공개번호: WO/2017/142636 국제출원번호: PCT/US2017/012095
공개일: 24.08.2017 국제출원일: 04.01.2017
IPC:
H03D 7/02 (2006.01)
H SECTION H — 전기
03
기본전자회로
D
하나의 반송파로부터 타반송파에의 복조 또는 변조의 변환
7
1개의 반송파로부터 타반송파에의 변조의 변화, 예. 주파수변환
02
다이오드에 의한 것
출원인:
MACOM TECHNOLOGY SOLUTIONS HOLDINGS, INC. [US/US]; 100 Chelmsford Street Lowell, MA 01851, US
발명자:
CONVERT, Emmanuelle; AU
MAHON, Simon; AU
HARVEY, James; AU
대리인:
PERILLA, Jason, M.; US
우선권 정보:
15/044,40716.02.2016US
발명의 명칭: (EN) ALTERNATING ANTI-PARALLEL DIODE MIXER STRUCTURE
(FR) STRUCTURE DE MÉLANGEUR À DIODES ANTIPARALLÈLES ALTERNÉES
요약서:
(EN) An apparatus includes a first circuit and a second circuit. The first circuit may be in a substrate and generally includes a first diode and a second diode (i) connected as anti-parallel diodes and (ii) physically adjacent to each other in the substrate. The second circuit may be in the substrate and generally includes a third diode and a fourth diode (i) connected as anti-parallel diodes and (ii) physically adjacent to each other in the substrate. The first circuit and the second circuit may be (a) connected in parallel, (b) physically adjacent to each other in the substrate and (c) configured to mix two input signals to generate an output signal. Each neighboring physical structure in the first circuit and the second circuit that forms a diode junction may be physically oriented in an opposite direction along a surface of the substrate.
(FR) L'invention concerne un appareil qui comprend un premier circuit et un second circuit. Le premier circuit peut être dans un substrat et comprend généralement une première diode et une deuxième diode (i) connectées comme des diodes antiparallèles et (ii) physiquement adjacentes l'une à l'autre dans le substrat. Le second circuit peut être dans le substrat et comprend généralement une troisième diode et une quatrième diode (i) connectées comme des diodes antiparallèles et (ii) physiquement adjacentes l'une à l'autre dans le substrat. Le premier circuit et le second circuit peuvent être (a) connectés en parallèle, (b) physiquement adjacents l'un à l'autre dans le substrat, et (c) configurés pour mélanger deux signaux d'entrée afin de générer un signal de sortie. Les structures physiquement voisines dans le premier circuit et le second circuit qui forment une jonction de diodes peuvent être physiquement orientées dans des sens contraires le long d'une surface du substrat.
front page image
지정국: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
아프리카지역 지식재산권기구(ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
유라시아 특허청 (AM, AZ, BY, KG, KZ, RU, TJ, TM)
유럽 특허청(EPO) (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
공개언어: 영어 (EN)
출원언어: 영어 (EN)