WIPO logo
Mobile | Deutsch | English | Español | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Recherche dans les collections de brevets nationales et internationales
World Intellectual Property Organization
Recherche
 
Options de navigation
 
Traduction
 
Options
 
Quoi de neuf
 
Connexion
 
Aide
 
Traduction automatique
1. (WO2009084018) PROCESSEUR DE BITS DE CALCULATEUR
Dernières données bibliographiques dont dispose le Bureau international   

N° de publication :    WO/2009/084018    N° de la demande internationale :    PCT/IN2008/000661
Date de publication : 09.07.2009 Date de dépôt international : 10.10.2008
CIB :
G06F 7/38 (2006.01)
Déposants : VENKATA YEGNESWARA SASTRY, Susarla [IN/IN]; (IN)
Inventeurs : VENKATA YEGNESWARA SASTRY, Susarla; (IN)
Données relatives à la priorité :
3150/CHE/2007 31.12.2007 IN
Titre (EN) CALCULATOR BIT PROCESSOR
(FR) PROCESSEUR DE BITS DE CALCULATEUR
Abrégé : front page image
The "calculator bit processor" has been developed by SUSARLA VENKATA YEGNESWARA SASTRY. The logic associated with "calculator bit processor" namely the "compact representation" of the number without OPENING UP" reduces the total number of operations as well as the amount the storage space required to carry out a operation The newly developed ADDITION, MULTIPLICATION AND SUBTRACTION Blocks further improve the calculation speed. The combined effect of the compact representation and mathematical operation blocks has the capability of making a normal PCB circuit beat 5 supercomputers on an addition, multiplication or subtraction operation of two numbers having 900 million digits each. The details have been given. The other design changes related to the logic gates like "number identifiers" and " low memory circuits" are very great advancement in the field of microprocessors as they make microprocessor programming very easy and "low memory circuits" make the circuit and the microprocessor independent of the design limitations of electronic circuits like the system clock required to synchronize the microprocessor operations. In a low memory circuit the microprocessor may actually perform 100 operations and the system will count them as 1 operation. The circuit diagrams of number identifiers, number generators and number sequencers are the smallest circuits that have been made till now.
États désignés : AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
Organisation régionale africaine de la propriété intellectuelle (ARIPO) (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW)
Office eurasien des brevets (OEAB) (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM)
Office européen des brevets (OEB) (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR)
Organisation africaine de la propriété intellectuelle (OAPI) (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
Langue de publication : anglais (EN)
Langue de dépôt : anglais (EN)