Colecciones nacionales e internacionales de patentes

1. (WO2011161859) SEMICONDUCTOR INTEGRATED CIRCUIT AND INDEX CALCULATION METHOD

Pub. No.:    WO/2011/161859    International Application No.:    PCT/JP2011/002148
Publication Date: Fri Dec 30 00:59:59 CET 2011 International Filing Date: Wed Apr 13 01:59:59 CEST 2011
IPC: G06F 7/76
Applicants: NEC Corporation
日本電気株式会社
SHIBAYAMA, Atsufumi
柴山 充文
Inventors: SHIBAYAMA, Atsufumi
柴山 充文
Title: SEMICONDUCTOR INTEGRATED CIRCUIT AND INDEX CALCULATION METHOD
Abstract:
Disclosed are a semiconductor integrated circuit and an index calculation method that increase the speed of index calculation and reduce the circuit size and power consumption required when normalizing a plurality of data using a common index. Specifically disclosed is a semiconductor integrated circuit (50) that calculates a plurality of data indexes, when normalizing a plurality of data using a common index. The semiconductor integrated circuit (50) comprises: a bit sequence generation circuit (51) which generates second bit sequences that include a bit that takes a transition value which indicates that the values of adjacent bits differ, for each set of adjacent bits in a first bit sequence that makes up the data, or a non-transition value which indicates that the values of the adjacent bits do not differ; and an index calculation circuit that calculates a plurality of data indexes based on the position of transition value bits in a plurality of second bit sequences that are generated by a plurality of first bit sequences that make up each of the plurality of data.