Search International and National Patent Collections
Some content of this application is unavailable at the moment.
If this situation persists, please contact us atFeedback&Contact
1. (EP1242868) ORGANIZATION OF BLOCKS WITHIN A NONVOLATILE MEMORY UNIT TO EFFECTIVELY DECREASE SECTOR WRITE OPERATION TIME

Office : European Patent Office
Application Number: 00957863 Application Date: 25.08.2000
Publication Number: 1242868 Publication Date: 25.09.2002
Publication Kind : A4
Designated States: AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LI, LU, MC, NL, PT
Prior PCT appl.: Application Number:US2000023551 ; Publication Number: Click to see the data
IPC:
G11C 16/02
G06F 12/00
G06F 12/06
G11C 7/10
G11C 8/12
G11C 16/08
G11C 16/10
G PHYSICS
11
INFORMATION STORAGE
C
STATIC STORES
16
Erasable programmable read-only memories
02
electrically programmable
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
12
Accessing, addressing or allocating within memory systems or architectures
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
12
Accessing, addressing or allocating within memory systems or architectures
02
Addressing or allocation; Relocation
06
Addressing a physical block of locations, e.g. base addressing, module addressing, address space extension, memory dedication
G PHYSICS
11
INFORMATION STORAGE
C
STATIC STORES
7
Arrangements for writing information into, or reading information out from, a digital store
10
Input/output (I/O) data interface arrangements, e.g. I/O data control circuits, I/O data buffers
G PHYSICS
11
INFORMATION STORAGE
C
STATIC STORES
8
Arrangements for selecting an address in a digital store
12
Group selection circuits, e.g. for memory block selection, chip selection, array selection
G PHYSICS
11
INFORMATION STORAGE
C
STATIC STORES
16
Erasable programmable read-only memories
02
electrically programmable
06
Auxiliary circuits, e.g. for writing into memory
08
Address circuits; Decoders; Word-line control circuits
G PHYSICS
11
INFORMATION STORAGE
C
STATIC STORES
16
Erasable programmable read-only memories
02
electrically programmable
06
Auxiliary circuits, e.g. for writing into memory
10
Programming or data input circuits
CPC:
G11C 8/12
G11C 16/08
G11C 16/10
G11C 16/102
Applicants: LEXAR MEDIA INC
Inventors: ESTAKHRI PETRO
IMAN BERHANU
Priority Data: 0023551 25.08.2000 US
38999499 03.09.1999 US
Title: (DE) ORDNUNG VON BLÖCKEN INNERHALB EINES NICHT-FLÜCHTLIGEN SPEICHERS ZUR ERHEBLICHEN REDUZIERUNG DER SCHREIBEZEIT IN EINEM SEKTOR
(EN) ORGANIZATION OF BLOCKS WITHIN A NONVOLATILE MEMORY UNIT TO EFFECTIVELY DECREASE SECTOR WRITE OPERATION TIME
(FR) ORGANISATION DE BLOCS DANS UNE UNITE DE MEMOIRE NON VOLATILE PERMETTANT DE REDUIRE EFFICACEMENT LA DUREE D'UNE OPERATION D'ECRITURE SUR UN SECTEUR
Abstract: front page image
(EN) An embodiment of the present invention includes a nonvolatile memory system for storing sector information in storage locations (232) within nonvolatile memory (16) organized into blocks, a plurality of blocks defining a super block and each block having a predetermined plurality of sectors. The nonvolatile memory system includes a controller (14) for shifting sector information to a first (210) and a second block (216) of a particular super block (204) and writing sector information to the first block (210) of the particular super block, wherein shifting to the second block (216) occurs entirely during the writing to the first block thereby decreasing the time required to perform write operations to blocks and increasing overall system performance.
(FR) Selon un mode de réalisation, l'invention concerne un système de mémoire non volatile permettant de stocker des informations sectorielles dans des emplacements de stockage (232), dans une mémoire non volatile (16) organisée en blocs, une pluralité de blocs définissant un super bloc, et chaque bloc possédant une pluralité de secteurs prédéterminés. Le système de mémoire non volatile comprend une unité de commande (14) permettant de décaler des informations sectorielles vers un premier (210) et un second blocs (216) d'un super bloc particulier (204), et d'écrire des informations sectorielles sur le premier bloc (210) dudit super bloc, le décalage du second bloc (216) s'effectuant complètement pendant l'écriture sur le premier bloc, ce qui permet de réduire le temps nécessaire à l'exécution d'opérations d'écriture sur des blocs, et d'augmenter la performance globale du système.
Also published as:
JP2003508861 AU2000069421WO/2001/018640