Processing

Please wait...

Settings

Settings

Goto Application

1. WO2021060135 - PROCESSOR EMBEDDED WITH SMALL INSTRUCTION SET

Publication Number WO/2021/060135
Publication Date 01.04.2021
International Application No. PCT/JP2020/035226
International Filing Date 17.09.2020
IPC
G06F 9/30 2018.01
GPHYSICS
06COMPUTING; CALCULATING OR COUNTING
FELECTRIC DIGITAL DATA PROCESSING
9Arrangements for program control, e.g. control units
06using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
30Arrangements for executing machine instructions, e.g. instruction decode
G06F 9/302 2006.01
GPHYSICS
06COMPUTING; CALCULATING OR COUNTING
FELECTRIC DIGITAL DATA PROCESSING
9Arrangements for program control, e.g. control units
06using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
30Arrangements for executing machine instructions, e.g. instruction decode
302Controlling the executing of arithmetic operations
G06F 9/315 2006.01
GPHYSICS
06COMPUTING; CALCULATING OR COUNTING
FELECTRIC DIGITAL DATA PROCESSING
9Arrangements for program control, e.g. control units
06using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
30Arrangements for executing machine instructions, e.g. instruction decode
315Controlling moving, shifting or rotation operations
G06F 9/32 2006.01
GPHYSICS
06COMPUTING; CALCULATING OR COUNTING
FELECTRIC DIGITAL DATA PROCESSING
9Arrangements for program control, e.g. control units
06using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
30Arrangements for executing machine instructions, e.g. instruction decode
32Address formation of the next instruction, e.g. by incrementing the instruction counter
CPC
G06F 9/30
GPHYSICS
06COMPUTING; CALCULATING; COUNTING
FELECTRIC DIGITAL DATA PROCESSING
9Arrangements for program control, e.g. control units
06using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
30Arrangements for executing machine instructions, e.g. instruction decode
G06F 9/32
GPHYSICS
06COMPUTING; CALCULATING; COUNTING
FELECTRIC DIGITAL DATA PROCESSING
9Arrangements for program control, e.g. control units
06using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
30Arrangements for executing machine instructions, e.g. instruction decode
32Address formation of the next instruction, e.g. by incrementing the instruction counter
Applicants
  • 国立大学法人東京工業大学 TOKYO INSTITUTE OF TECHNOLOGY [JP]/[JP]
Inventors
  • 原 祐子 HARA Yuko
  • 佐宗 馨 SASO Kaoru
  • 楊 明宇 YANG Mingyu
Agents
  • 特許業務法人磯野国際特許商標事務所 ISONO INTERNATIONAL PATENT OFFICE, P.C.
Priority Data
2019-17263824.09.2019JP
Publication Language Japanese (JA)
Filing Language Japanese (JA)
Designated States
Title
(EN) PROCESSOR EMBEDDED WITH SMALL INSTRUCTION SET
(FR) PROCESSEUR INTÉGRÉ AVEC UN PETIT ENSEMBLE D'INSTRUCTIONS
(JA) 少命令セット組み込みプロセッサ
Abstract
(EN)
Provided is a processor for use in limited purposes, such as preprocessing of raw data, that has a small circuit scale and high program processing efficiency, wherein an instruction block includes a 2-bit opcode. The processor assigns a branch flag or an immediate instruction determination bit to the opcode to enable movement to a branch destination or a calculation using an immediate bit attached to the instruction block.
(FR)
L'invention concerne un processeur destiné à être utilisé à des fins limitées, telles qu'un prétraitement de données brutes, qui a une petite échelle de circuit et une efficacité de traitement de programme élevée, un bloc d'instruction comprenant un code opération à 2 bits. Le processeur attribue un indicateur de branchement ou un bit de détermination d'instruction immédiate au code opération destiné à permettre un mouvement vers une destination de branchement ou un calcul à l'aide d'un bit immédiat fixé au bloc d'instruction.
(JA)
生データの前処理等の限定された用途に用いられ、回路規模が小さく、プログラム処理の効率の高いプロセッサであり、命令ブロックが2ビットのオペコードを有し、該オペコードに対応して分岐フラグまたは即値命令判別用ビットを割り当てて、分岐先に移動すること、または前記命令ブロックに付随した即値ビットを用いて演算することを可能とするプロセッサ。
Latest bibliographic data on file with the International Bureau