Processing

Please wait...

Settings

Settings

Goto Application

1. WO2020117567 - DIRECT-INPUT REDUNDANCY SCHEME WITH DEDICATED ERROR CORRECTION CODE CIRCUIT

Publication Number WO/2020/117567
Publication Date 11.06.2020
International Application No. PCT/US2019/063389
International Filing Date 26.11.2019
IPC
G06F 11/10 2006.01
GPHYSICS
06COMPUTING; CALCULATING OR COUNTING
FELECTRIC DIGITAL DATA PROCESSING
11Error detection; Error correction; Monitoring
07Responding to the occurrence of a fault, e.g. fault tolerance
08Error detection or correction by redundancy in data representation, e.g. by using checking codes
10Adding special bits or symbols to the coded information, e.g. parity check, casting out nines or elevens
G11C 29/52 2006.01
GPHYSICS
11INFORMATION STORAGE
CSTATIC STORES
29Checking stores for correct operation; Testing stores during standby or offline operation
52Protection of memory contents; Detection of errors in memory contents
CPC
G06F 11/1068
GPHYSICS
06COMPUTING; CALCULATING; COUNTING
FELECTRIC DIGITAL DATA PROCESSING
11Error detection; Error correction; Monitoring
07Responding to the occurrence of a fault, e.g. fault tolerance
08Error detection or correction by redundancy in data representation, e.g. by using checking codes
10Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
1008in individual solid state devices
1068in sector programmable memories, e.g. flash disk
G06F 3/0619
GPHYSICS
06COMPUTING; CALCULATING; COUNTING
FELECTRIC DIGITAL DATA PROCESSING
3Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
06Digital input from or digital output to record carriers, ; e.g. RAID, emulated record carriers, networked record carriers
0601Dedicated interfaces to storage systems
0602specifically adapted to achieve a particular effect
0614Improving the reliability of storage systems
0619in relation to data integrity, e.g. data losses, bit errors
G06F 3/0647
GPHYSICS
06COMPUTING; CALCULATING; COUNTING
FELECTRIC DIGITAL DATA PROCESSING
3Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
06Digital input from or digital output to record carriers, ; e.g. RAID, emulated record carriers, networked record carriers
0601Dedicated interfaces to storage systems
0628making use of a particular technique
0646Horizontal data movement in storage systems, i.e. moving data in between storage devices or systems
0647Migration mechanisms
G06F 3/0673
GPHYSICS
06COMPUTING; CALCULATING; COUNTING
FELECTRIC DIGITAL DATA PROCESSING
3Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
06Digital input from or digital output to record carriers, ; e.g. RAID, emulated record carriers, networked record carriers
0601Dedicated interfaces to storage systems
0668adopting a particular infrastructure
0671In-line storage system
0673Single storage device
G11C 29/52
GPHYSICS
11INFORMATION STORAGE
CSTATIC STORES
29Checking stores for correct operation ; ; Subsequent repair; Testing stores during standby or offline operation
52Protection of memory contents; Detection of errors in memory contents
G11C 29/72
GPHYSICS
11INFORMATION STORAGE
CSTATIC STORES
29Checking stores for correct operation ; ; Subsequent repair; Testing stores during standby or offline operation
70Masking faults in memories by using spares or by reconfiguring
72with optimized replacement algorithms
Applicants
  • MICRON TECHNOLOGY, INC. [US]/[US]
Inventors
  • NAKAI, Kiyoshi
Agents
  • HARRIS, Philip
Priority Data
16/211,98006.12.2018US
Publication Language English (EN)
Filing Language English (EN)
Designated States
Title
(EN) DIRECT-INPUT REDUNDANCY SCHEME WITH DEDICATED ERROR CORRECTION CODE CIRCUIT
(FR) SCHÉMA DE REDONDANCE À ENTRÉE DIRECTE AVEC CIRCUIT DE CODE DE CORRECTION
Abstract
(EN)
Methods, systems, and devices for performing an error correction operation using a direct-input column redundancy scheme are described. A device that has read data from data planes may replace data from one of the planes with redundancy data from a data plane storing redundancy data. The device may then provide the redundancy data to an error correction circuit coupled with the data plane that stored the redundancy data. The error correction circuit may operate on the redundancy data and transfer the result of the operation to select components in a connected error correction circuit. The components to which the output is transferred may be selected based on data plane replaced by the redundancy data. The device may generate syndrome bits for the read data by performing additional operations on the outputs of the error correction circuit.
(FR)
L'invention concerne des procédés, des systèmes et des dispositifs pour effectuer une opération de correction d'erreur à l'aide d'un schéma de redondance de colonne à entrée directe. Un dispositif qui a des données de lecture à partir de plans de données peut remplacer des données d'un des plans par des données de redondance à partir d'un plan de données mémorisant des données de redondance. Le dispositif peut ensuite fournir les données de redondance à un circuit de correction d'erreur couplé au plan de données qui a mémorisé les données de redondance. Le circuit de correction d'erreur peut fonctionner sur les données de redondance et transférer le résultat de l'opération pour sélectionner des composants dans un circuit de correction d'erreur connecté. Les composants auxquels la sortie est transférée peuvent être sélectionnés sur la base d'un plan de données remplacé par les données de redondance. Le dispositif peut générer des bits de syndrome pour les données de lecture en effectuant des opérations supplémentaires sur les sorties du circuit de correction d'erreur.
Also published as
Latest bibliographic data on file with the International Bureau