Processing

Please wait...

Settings

Settings

Goto Application

1. WO2020069226 - ZONE BASED RECONSTRUCTION OF LOGICAL TO PHYSICAL ADDRESS TRANSLATION MAP

Publication Number WO/2020/069226
Publication Date 02.04.2020
International Application No. PCT/US2019/053306
International Filing Date 26.09.2019
IPC
G06F 12/02 2006.01
GPHYSICS
06COMPUTING; CALCULATING OR COUNTING
FELECTRIC DIGITAL DATA PROCESSING
12Accessing, addressing or allocating within memory systems or architectures
02Addressing or allocation; Relocation
G06F 12/10 2006.01
GPHYSICS
06COMPUTING; CALCULATING OR COUNTING
FELECTRIC DIGITAL DATA PROCESSING
12Accessing, addressing or allocating within memory systems or architectures
02Addressing or allocation; Relocation
08in hierarchically structured memory systems, e.g. virtual memory systems
10Address translation
CPC
G06F 11/1471
GPHYSICS
06COMPUTING; CALCULATING; COUNTING
FELECTRIC DIGITAL DATA PROCESSING
11Error detection; Error correction; Monitoring
07Responding to the occurrence of a fault, e.g. fault tolerance
14Error detection or correction of the data by redundancy in operation
1402Saving, restoring, recovering or retrying
1471involving logging of persistent data for recovery
G06F 12/0246
GPHYSICS
06COMPUTING; CALCULATING; COUNTING
FELECTRIC DIGITAL DATA PROCESSING
12Accessing, addressing or allocating within memory systems or architectures
02Addressing or allocation; Relocation
0223User address space allocation, e.g. contiguous or non contiguous base addressing
023Free address space management
0238Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
0246in block erasable memory, e.g. flash memory
G06F 2201/84
GPHYSICS
06COMPUTING; CALCULATING; COUNTING
FELECTRIC DIGITAL DATA PROCESSING
2201Indexing scheme relating to error detection, to error correction, and to monitoring
84Using snapshots, i.e. a logical point-in-time copy of the data
G06F 2212/1032
GPHYSICS
06COMPUTING; CALCULATING; COUNTING
FELECTRIC DIGITAL DATA PROCESSING
2212Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
10Providing a specific technical effect
1032Reliability improvement, data loss prevention, degraded operation etc
G06F 2212/7201
GPHYSICS
06COMPUTING; CALCULATING; COUNTING
FELECTRIC DIGITAL DATA PROCESSING
2212Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
72Details relating to flash memory management
7201Logical to physical mapping or translation of blocks or pages
Applicants
  • MICRON TECHNOLOGY, INC. [US]/[US]
Inventors
  • BOALS, Daniel A.
  • HARRIS, Byron D.
  • SCHUH, Karl D.
  • WOHLSCHLEGEL, Amy L.
Agents
  • PORTNOVA, Marina
  • KRUEGER, Paul
  • SHEKHER, Rahul
  • SHANGEETA, Rinat
Priority Data
16/146,95528.09.2018US
Publication Language English (EN)
Filing Language English (EN)
Designated States
Title
(EN) ZONE BASED RECONSTRUCTION OF LOGICAL TO PHYSICAL ADDRESS TRANSLATION MAP
(FR) RECONSTRUCTION BASÉE SUR UNE ZONE D'UNE CARTE DE TRADUCTION D'ADRESSES LOGIQUE-PHYSIQUE
Abstract
(EN)
A portion of a logical block address to physical block address ("L2P") translation map may be identified. A last snapshot of the portion of the L2P translation map may be identified. One or more write operations may be determined, where the write operations are associated with logical block addresses of the portion of the L2P translation map. The write operations may have been performed after the last snapshot of the portion of the L2P translation map was stored. An address on the portion of the L2P translation map may be updated by a processing device based on the determined one or more write operations and the last snapshot of the portion of the L2P translation map.
(FR)
Une partie d'une adresse de bloc logique dans une carte de traduction d'adresses de bloc physique ("L2P") peut être identifiée. Un dernier instantané de la partie de la carte de traduction L2P peut être identifié. Une ou plusieurs opérations d'écriture peuvent être déterminées, les opérations d'écriture étant associées à des adresses de blocs logiques de la partie de la carte de traduction L2P. Les opérations d'écriture peuvent avoir été effectuées après que le dernier instantané de la partie de la carte de traduction L2P a été stocké. Une adresse sur la partie de la carte de traduction L2P peut être mise à jour par un dispositif de traitement d’après l’opération ou les opérations d'écriture déterminées et le dernier instantané de la partie de la carte de traduction L2P.
Also published as
Latest bibliographic data on file with the International Bureau