Processing

Please wait...

Settings

Settings

Goto Application

1. WO2020062422 - ARRAY SUBSTRATE AND DISPLAY PANEL

Publication Number WO/2020/062422
Publication Date 02.04.2020
International Application No. PCT/CN2018/113345
International Filing Date 01.11.2018
IPC
H01L 27/12 2006.01
HELECTRICITY
01BASIC ELECTRIC ELEMENTS
LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
27Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
02including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
12the substrate being other than a semiconductor body, e.g. an insulating body
CPC
G02F 1/1368
GPHYSICS
02OPTICS
FDEVICES OR ARRANGEMENTS, THE OPTICAL OPERATION OF WHICH IS MODIFIED BY CHANGING THE OPTICAL PROPERTIES OF THE MEDIUM OF THE DEVICES OR ARRANGEMENTS FOR THE CONTROL OF THE INTENSITY, COLOUR, PHASE, POLARISATION OR DIRECTION OF LIGHT, e.g. SWITCHING, GATING, MODULATING OR DEMODULATING; TECHNIQUES OR PROCEDURES FOR THE OPERATION THEREOF; FREQUENCY-CHANGING; NON-LINEAR OPTICS; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
1Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating, or modulating; Non-linear optics
01for the control of the intensity, phase, polarisation or colour 
13based on liquid crystals, e.g. single liquid crystal display cells
133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
1362Active matrix addressed cells
1368in which the switching element is a three-electrode device
H01L 27/1214
HELECTRICITY
01BASIC ELECTRIC ELEMENTS
LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
27Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
02including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
12the substrate being other than a semiconductor body, e.g. an insulating body
1214comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
H01L 27/3244
HELECTRICITY
01BASIC ELECTRIC ELEMENTS
LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
27Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
28including components using organic materials as the active part, or using a combination of organic materials with other materials as the active part
32with components specially adapted for light emission, e.g. flat-panel displays using organic light-emitting diodes [OLED]
3241Matrix-type displays
3244Active matrix displays
Applicants
  • 惠科股份有限公司 HKC CORPORATION LIMITED [CN]/[CN]
Inventors
  • 黄北洲 HUANG, Beizhou
Agents
  • 深圳中一专利商标事务所 SHENZHEN ZHONGYI PATENT AND TRADEMARK OFFICE
Priority Data
201811131525.327.09.2018CN
Publication Language Chinese (ZH)
Filing Language Chinese (ZH)
Designated States
Title
(EN) ARRAY SUBSTRATE AND DISPLAY PANEL
(FR) SUBSTRAT MATRICIEL ET PANNEAU D'AFFICHAGE
(ZH) 一种阵列基板及显示面板
Abstract
(EN)
An array substrate and a display panel. The array substrate comprises a base layer (6), a gate (2), a gate insulation layer (1), a semiconductor active layer, a first etching stop layer (4) and a source-drain layer (5). The gate (2) is provided at the base layer (6). The gate insulation layer (1) covers over the gate (2).
(FR)
L'invention concerne un substrat matriciel et un panneau d'affichage. Le substrat matriciel comprend une couche de base (6), une grille (2), une couche d'isolation de grille (1), une couche active à semi-conducteurs, une première couche d'arrêt de gravure (4) et une couche de source-drain (5). La grille (2) est disposée au niveau de la couche de base (6). La couche d'isolation de grille (1) recouvre la grille (2).
(ZH)
一种阵列基板及显示面板。其中,阵列基板包括基层(6)、栅极(2)、栅极绝缘层(1)、半导体有源层、第一刻蚀阻挡层(4)以及源漏层(5);栅极(2)设于基层(6)上;栅极绝缘层(1)覆盖于栅极(2)上。
Also published as
Latest bibliographic data on file with the International Bureau