PATENTSCOPE will be unavailable a few hours for maintenance reason on Monday 03.02.2020 at 10:00 AM CET
Search International and National Patent Collections
Some content of this application is unavailable at the moment.
If this situation persists, please contact us atFeedback&Contact
1. (WO2020000917) PIXEL CIRCUIT, DRIVING METHOD THEREOF, AND DISPLAY APPARATUS
Latest bibliographic data on file with the International BureauSubmit observation

Pub. No.: WO/2020/000917 International Application No.: PCT/CN2018/120523
Publication Date: 02.01.2020 International Filing Date: 12.12.2018
IPC:
G09G 3/32 (2016.01)
G PHYSICS
09
EDUCATING; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
G
ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
3
Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
20
for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix
22
using controlled light sources
30
using electroluminescent panels
32
semiconductive, e.g. diodes
Applicants:
BOE TECHNOLOGY GROUP CO., LTD. [CN/CN]; No.10 Jiuxianqiao Rd., Chaoyang District Beijing 100015, CN
Inventors:
XUAN, Minghua; CN
YUE, Han; CN
CONG, Ning; CN
CHEN, Xiaochuan; CN
WANG, Lei; CN
Agent:
TEE & HOWE INTELLECTUAL PROPERTY ATTORNEYS; CHEN, Yuan 10th Floor, Tower D, Minsheng Financial Center, 28 Jianguomennei Avenue, Dongcheng District Beijing 100005, CN
Priority Data:
201810681407.327.06.2018CN
Title (EN) PIXEL CIRCUIT, DRIVING METHOD THEREOF, AND DISPLAY APPARATUS
(FR) CIRCUIT DE PIXEL, PROCÉDÉ DE PILOTAGE ASSOCIÉ ET APPAREIL D'AFFICHAGE
Abstract:
(EN) A pixel circuit may include at least one light emitting circuit (100). One of the at least one light emitting circuit (100) may include an input sub-circuit (10), a latch sub-circuit (20), and an output sub-circuit (30). The input sub-circuit (10) may be configured to transmit a signal at a data voltage terminal (DATA) to the latch sub-circuit (20). The latch sub-circuit (20) may be configured to generate a control signal in accordance with the signal at the data voltage terminal (DATA) and store the control signal. The output sub-circuit (30) may be configured to transmit one of a signal at a first voltage terminal (V1) and a signal at a second voltage terminal (V2) to a light emitting unit (101) under control of the control signal.
(FR) Selon l'invention, un circuit de pixel peut comprendre au moins un circuit émettant de la lumière (100). Un du ou des circuits émettant de la lumière (100) peut contenir un sous-circuit d'entrée (10), un sous-circuit de verrouillage (20), et un sous-circuit de sortie (30). Le sous-circuit d'entrée (10) peut être configuré pour transmettre un signal au niveau d'une borne de tension de données (DATA) au sous-circuit de verrouillage (20). Le sous-circuit de verrouillage (20) peut être configuré pour produire un signal de commande selon le signal au niveau de la borne de tension de données (DATA) et stocker le signal de commande. Le sous-circuit de sortie (30) peut être configuré pour transmettre un des signaux parmi un signal au niveau d'une première borne de tension (V1) et un signal au niveau d'une deuxième borne de tension (V2) à une unité émettant de la lumière (101) sous la commande du signal de commande.
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)