Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2019067836) ETCHING SOLUTION FOR SIMULTANEOUSLY REMOVING SILICON AND SILICON-GERMANIUM ALLOY FROM A SILICON-GERMANIUM/SILICON STACK DURING MANUFACTURE OF A SEMICONDUCTOR DEVICE
Latest bibliographic data on file with the International Bureau    Submit observation

Pub. No.: WO/2019/067836 International Application No.: PCT/US2018/053304
Publication Date: 04.04.2019 International Filing Date: 28.09.2018
IPC:
C09K 13/08 (2006.01) ,C09K 13/06 (2006.01) ,H01L 21/306 (2006.01) ,H01L 21/311 (2006.01) ,H01L 21/3213 (2006.01)
C CHEMISTRY; METALLURGY
09
DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
K
MATERIALS FOR APPLICATIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
13
Etching, surface-brightening or pickling compositions
04
containing an inorganic acid
08
containing a fluorine compound
C CHEMISTRY; METALLURGY
09
DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
K
MATERIALS FOR APPLICATIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
13
Etching, surface-brightening or pickling compositions
04
containing an inorganic acid
06
with organic material
H ELECTRICITY
01
BASIC ELECTRIC ELEMENTS
L
SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
21
Processes or apparatus specially adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
02
Manufacture or treatment of semiconductor devices or of parts thereof
04
the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
18
the devices having semiconductor bodies comprising elements of the fourth group of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
30
Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20-H01L21/26142
302
to change the physical characteristics of their surfaces, or to change their shape, e.g. etching, polishing, cutting
306
Chemical or electrical treatment, e.g. electrolytic etching
H ELECTRICITY
01
BASIC ELECTRIC ELEMENTS
L
SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
21
Processes or apparatus specially adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
02
Manufacture or treatment of semiconductor devices or of parts thereof
04
the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
18
the devices having semiconductor bodies comprising elements of the fourth group of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
30
Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20-H01L21/26142
31
to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After-treatment of these layers; Selection of materials for these layers
3105
After-treatment
311
Etching the insulating layers
H ELECTRICITY
01
BASIC ELECTRIC ELEMENTS
L
SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
21
Processes or apparatus specially adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
02
Manufacture or treatment of semiconductor devices or of parts thereof
04
the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
18
the devices having semiconductor bodies comprising elements of the fourth group of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
30
Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20-H01L21/26142
31
to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After-treatment of these layers; Selection of materials for these layers
3205
Deposition of non-insulating-, e.g. conductive- or resistive-, layers, on insulating layers; After-treatment of these layers
321
After-treatment
3213
Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
Applicants:
VERSUM MATERIALS US, LLC [US/US]; 8555 S. River Parkway Tempe, AZ 85284, US
Inventors:
GE, Jhih, Kuei; US
LEE, Yi-Chia; US
LIU, Wen, Dar; US
KUO, Chi-Hsien; US
ADAMCZYK, Andrew, J.; US
Agent:
AQUILINA, James, J.; US
Priority Data:
16/142,29126.09.2018US
62/565,70429.09.2017US
Title (EN) ETCHING SOLUTION FOR SIMULTANEOUSLY REMOVING SILICON AND SILICON-GERMANIUM ALLOY FROM A SILICON-GERMANIUM/SILICON STACK DURING MANUFACTURE OF A SEMICONDUCTOR DEVICE
(FR) SOLUTION DE GRAVURE PERMETTANT D'ÉLIMINER SIMULTANÉMENT DU SILICIUM ET UN ALLIAGE SILICIUM-GERMANIUM D'UN EMPILEMENT SILICIUM-GERMANIUM/SILICIUM PENDANT LA FABRICATION D'UN DISPOSITIF À SEMI-CONDUCTEUR
Abstract:
(EN) Described herein is an etching solution suitable for the simultaneous removal of silicon and silicon-germanium from a microelectronic device, which comprises: water; an oxidizer; a buffer composition comprising an amine compound (or ammonium compound) and a polyfunctional organic acid; a water-miscible solvent; and a fluoride ion source.
(FR) L'invention concerne une solution de gravure appropriée pour l'élimination simultanée de silicium et de silicium-germanium d'un dispositif micro-électronique, qui comprend : de l'eau ; un oxydant ; une composition tampon comprenant un composé amine (ou un composé ammonium) et un acide organique polyfonctionnel ; un solvant miscible dans l'eau ; et une source d'ions fluorure.
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Office (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (EPO) (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)