Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2019067363) METHODS AND APPARATUSES OF A TWO-PHASE FLIP-FLOP WITH SYMMETRICAL RISE AND FALL TIMES
Latest bibliographic data on file with the International Bureau    Submit observation

Pub. No.: WO/2019/067363 International Application No.: PCT/US2018/052445
Publication Date: 04.04.2019 International Filing Date: 24.09.2018
IPC:
H03K 3/3562 (2006.01) ,H03K 3/037 (2006.01)
H ELECTRICITY
03
BASIC ELECTRONIC CIRCUITRY
K
PULSE TECHNIQUE
3
Circuits for generating electric pulses; Monostable, bistable or multistable circuits
02
Generators characterised by the type of circuit or by the means used for producing pulses
353
by the use, as active elements, of field-effect transistors with internal or external positive feedback
356
Bistable circuits
3562
of the master-slave type
H ELECTRICITY
03
BASIC ELECTRONIC CIRCUITRY
K
PULSE TECHNIQUE
3
Circuits for generating electric pulses; Monostable, bistable or multistable circuits
02
Generators characterised by the type of circuit or by the means used for producing pulses
027
by the use of logic circuits, with internal or external positive feedback
037
Bistable circuits
Applicants:
MICRON TECHNOLOGY, INC. [US/US]; 8000 South Federal Way Boise, Idaho 83716-9632, US
Inventors:
GOMM, Tyler J.; US
SATOH, Yasuo; JP
Agent:
HEGSTROM, Brandon; DORSEY & WHITNEY LLP IP Docket - SE 701 5th Avenue Suite 6100 Seattle, Washington 98104, US
ENG, Kimton; US
ANDKEN, Kerry Lee; US
FAUTH D., Justen; US
HAEN, Shannon; US
HEGSTROM, Brandon; US
ITO, Mika; US
MA, Yue Matthew; US
MEIKLEJOHN, Paul T.; US
NYRE, Erik; US
ORME, Nathan; US
QUECAN, Andrew; US
SPAITH, Jennifer; US
WETZEL, Elen; US
STERN, Ronald; US
Priority Data:
15/717,61027.09.2017US
Title (EN) METHODS AND APPARATUSES OF A TWO-PHASE FLIP-FLOP WITH SYMMETRICAL RISE AND FALL TIMES
(FR) PROCÉDÉS ET APPAREILS D'UNE BASCULE BISTABLE À DEUX PHASES AVEC TEMPS DE MONTÉE ET DE DESCENTE SYMÉTRIQUES
Abstract:
(EN) Methods and apparatuses of a two-phase flip-flop with symmetrical rise and fall times are disclosed herein. An example apparatus may include a clock generator circuit including a two-phase flip-flop circuit configured to provide an output signal. The two-phase flip-flop circuit includes a two-phase flip-flop and a driver circuit. The two-phase flip-flop is configured to provide a first driver control signal and a second driver control signal responsive to a clock signal. The first driver control signal and the second driver control signal are complementary. The driver circuit is configured to provide the output signal responsive to the first driver control signal and the second driver control signal.
(FR) L'invention concerne des procédés et des appareils d'une bascule bistable à deux phases avec des temps de montée et de descente symétriques. Un appareil donné à titre d'exemple peut comprendre un circuit de générateur d'horloge comprenant un circuit bistable à deux phases configuré pour fournir un signal de sortie. Le circuit bistable à deux phases comprend une bascule bistable à deux phases et un circuit de commande. La bascule bistable à deux phases est configurée pour fournir un premier signal de commande et un second signal de commande en réponse à un signal d'horloge. Le premier signal de commande et le second signal de commande sont complémentaires. Le circuit de commande est configuré pour fournir le signal de sortie en réponse au premier signal de commande et au second signal de commande.
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Office (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (EPO) (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)