Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2019065394) MOUNTING DEVICE
Latest bibliographic data on file with the International Bureau    Submit observation

Pub. No.: WO/2019/065394 International Application No.: PCT/JP2018/034575
Publication Date: 04.04.2019 International Filing Date: 19.09.2018
IPC:
H01L 21/60 (2006.01) ,H05K 13/04 (2006.01)
H ELECTRICITY
01
BASIC ELECTRIC ELEMENTS
L
SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
21
Processes or apparatus specially adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
02
Manufacture or treatment of semiconductor devices or of parts thereof
04
the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
50
Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/06-H01L21/326162
60
Attaching leads or other conductive members, to be used for carrying current to or from the device in operation
H ELECTRICITY
05
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
K
PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
13
Apparatus or processes specially adapted for manufacturing or adjusting assemblages of electric components
04
Mounting of components
Applicants:
株式会社新川 SHINKAWA LTD. [JP/JP]; 東京都武蔵村山市伊奈平2丁目51番地の1 51-1, Inadaira 2-chome, Musashimurayama-shi, Tokyo 2088585, JP
Inventors:
中村 智宣 NAKAMURA, Tomonori; JP
前田 徹 MAEDA, Toru; JP
Agent:
特許業務法人YKI国際特許事務所 YKI INTELLECTUAL PROPERTY ATTORNEYS; 東京都武蔵野市吉祥寺本町一丁目34番12号 1-34-12, Kichijoji-Honcho, Musashino-shi, Tokyo 1800004, JP
Priority Data:
2017-19005829.09.2017JP
Title (EN) MOUNTING DEVICE
(FR) DISPOSITIF DE MONTAGE
(JA) 実装装置
Abstract:
(EN) [Problem] A semiconductor mounting device for mounting chip components on a substrate, wherein the device is reduced in size. [Solution] A semiconductor mounting device 10 comprises: a temporary placement stage 12 on which are loaded a plurality of chip components 30a, 30b, 30c; a conveyance head 14 that conveys the chip components 30a, 30b, 30c to the temporary placement stage 12, and also loads each of the chip components 30a, 30b, 30c on the temporary placement stage 12 so that the relative positions of the plurality of chip components 30a, 30b, 30c reach predetermined positions; a mounting stage 16 that secures a substrate 36 by suction; and a mounting head 18 that suctions the plurality of chip components 30a, 30b, 30c loaded on the temporary placement stage 12, and pressurizes while keeping the relative positions at prescribed positions on the substrate 36 that is secured by suction to the mounting stage 16.
(FR) [Problème] Un dispositif de montage de semi-conducteur pour monter des composants de puce sur un substrat, le dispositif ayant une taille réduite. [Solution] Un dispositif de montage de semi-conducteur 10 comprend : un étage de placement temporaire 12 sur lequel sont chargés une pluralité de composants de puce 30a, 30b, 30c ; une tête de transport 14 qui transporte les composants de puce 30a, 30b, 30c à l'étage de placement temporaire 12, et charge également chacun des composants de puce 30a, 30b, 30c sur l'étage de placement temporaire 12 de telle sorte que les positions relatives de la pluralité de composants de puce 30a, 30b, 30c atteignent des positions prédéterminées ; un étage de montage 16 qui fixe un substrat 36 par aspiration ; et une tête de montage 18 qui aspire la pluralité de composants de puce 30a, 30b, 30c chargés sur l'étage de placement temporaire 12, et met sous pression tout en maintenant les positions relatives à des positions prescrites sur le substrat 36 qui est fixé par aspiration à l'étage de montage 16.
(JA) 【課題】基板へチップ部品を実装する半導体実装装置において、装置を小型化する。 【解決手段】半導体実装装置10は、チップ部品30a,30b,30cが複数載置される仮置きステージ12と、仮置きステージ12にチップ部品30a,30b,30cを搬送すると共に、複数のチップ部品30a,30b,30cの相対位置が予め定められた位置になるように各チップ部品30a,30b,30cを仮置きステージ12に載置する搬送ヘッド14と、基板36を吸着固定する実装ステージ16と、仮置きステージ12に載置された複数のチップ部品30a,30b,30cを吸着し、実装ステージ16に吸着固定されている基板36の所定位置に相対位置を保って加圧する実装ヘッド18と、を備える。
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Office (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (EPO) (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: Japanese (JA)
Filing Language: Japanese (JA)