Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2019050625) CIRCUITRY FOR WRITING TO AND READING FROM AN ARRAY OF RESISTIVE RANDOM ACCESS MEMORY CELLS
Latest bibliographic data on file with the International Bureau    Submit observation

Pub. No.: WO/2019/050625 International Application No.: PCT/US2018/042342
Publication Date: 14.03.2019 International Filing Date: 16.07.2018
IPC:
G11C 13/02 (2006.01) ,G11C 5/02 (2006.01) ,G11C 5/04 (2006.01)
G PHYSICS
11
INFORMATION STORAGE
C
STATIC STORES
13
Digital stores characterised by the use of storage elements not covered by groups G11C11/, G11C23/, or G11C25/173
02
using elements whose operation depends upon chemical change
G PHYSICS
11
INFORMATION STORAGE
C
STATIC STORES
5
Details of stores covered by group G11C11/63
02
Disposition of storage elements, e.g. in the form of a matrix array
G PHYSICS
11
INFORMATION STORAGE
C
STATIC STORES
5
Details of stores covered by group G11C11/63
02
Disposition of storage elements, e.g. in the form of a matrix array
04
Supports for storage elements; Mounting or fixing of storage elements on such supports
Applicants:
SILICON STORAGE TECHNOLOGY, INC. [US/US]; 450 Holger Way San Jose, CA 95134, US
Inventors:
TRAN, Hieu, Van; US
LY, Anh; US
VU, Thuan; US
HONG, Stanley; US
ZHOU, Feng; US
LIU, Xian; US
DO, Nhan; US
Agent:
YAMASHITA, Brent; US
Priority Data:
15/701,07111.09.2017US
Title (EN) CIRCUITRY FOR WRITING TO AND READING FROM AN ARRAY OF RESISTIVE RANDOM ACCESS MEMORY CELLS
(FR) CIRCUIT D'ÉCRITURE SUR ET DE LECTURE À PARTIR D'UN RÉSEAU DE CELLULES DE MÉMOIRE RÉSISTIVE À ACCÈS ALÉATOIRE
Abstract:
(EN) Numerous embodiments of circuitry for writing to and reading from resistive random access memory cells are disclosed. Various architectures and layouts for an array of resistive access memory cells also are disclosed.
(FR) Selon de nombreux modes de réalisation, l'invention concerne des circuits d'écriture sur et de lecture à partir de cellules de mémoire résistive à accès aléatoire. L'invention concerne également diverses architectures et agencements pour un réseau de cellules de mémoire à accès résistif.
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Office (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (EPO) (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)