Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2019049876) SILICON SUBSTRATE TO BE USED FOR PRODUCTION OF EPITAXIAL SILICON THIN FILM, AND METHOD FOR PRODUCING SAME
Latest bibliographic data on file with the International Bureau    Submit observation

Pub. No.: WO/2019/049876 International Application No.: PCT/JP2018/032815
Publication Date: 14.03.2019 International Filing Date: 05.09.2018
IPC:
H01L 21/20 (2006.01) ,C23C 14/00 (2006.01) ,C23C 14/02 (2006.01) ,C23C 14/14 (2006.01) ,C30B 25/02 (2006.01) ,C30B 29/06 (2006.01) ,H01L 21/203 (2006.01) ,H01L 21/316 (2006.01) ,H01L 31/0392 (2006.01) ,H01L 31/068 (2012.01) ,H01L 31/18 (2006.01)
H ELECTRICITY
01
BASIC ELECTRIC ELEMENTS
L
SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
21
Processes or apparatus specially adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
02
Manufacture or treatment of semiconductor devices or of parts thereof
04
the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
18
the devices having semiconductor bodies comprising elements of the fourth group of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
20
Deposition of semiconductor materials on a substrate, e.g. epitaxial growth
C CHEMISTRY; METALLURGY
23
COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
C
COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
14
Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
C CHEMISTRY; METALLURGY
23
COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
C
COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
14
Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
02
Pretreatment of the material to be coated
C CHEMISTRY; METALLURGY
23
COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
C
COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
14
Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
06
characterised by the coating material
14
Metallic material, boron or silicon
C CHEMISTRY; METALLURGY
30
CRYSTAL GROWTH
B
SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
25
Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour deposition growth
02
Epitaxial-layer growth
C CHEMISTRY; METALLURGY
30
CRYSTAL GROWTH
B
SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
29
Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
02
Elements
06
Silicon
H ELECTRICITY
01
BASIC ELECTRIC ELEMENTS
L
SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
21
Processes or apparatus specially adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
02
Manufacture or treatment of semiconductor devices or of parts thereof
04
the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
18
the devices having semiconductor bodies comprising elements of the fourth group of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
20
Deposition of semiconductor materials on a substrate, e.g. epitaxial growth
203
using physical deposition, e.g. vacuum deposition, sputtering
H ELECTRICITY
01
BASIC ELECTRIC ELEMENTS
L
SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
21
Processes or apparatus specially adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
02
Manufacture or treatment of semiconductor devices or of parts thereof
04
the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
18
the devices having semiconductor bodies comprising elements of the fourth group of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
30
Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20-H01L21/26142
31
to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After-treatment of these layers; Selection of materials for these layers
314
Inorganic layers
316
composed of oxides or glassy oxides or oxide-based glass
H ELECTRICITY
01
BASIC ELECTRIC ELEMENTS
L
SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
31
Semiconductor devices sensitive to infra-red radiation, light, electromagnetic radiation of shorter wavelength, or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
0248
characterised by their semiconductor bodies
036
characterised by their crystalline structure or particular orientation of the crystalline planes
0392
including thin films deposited on metallic or insulating substrates
H ELECTRICITY
01
BASIC ELECTRIC ELEMENTS
L
SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
31
Semiconductor devices sensitive to infra-red radiation, light, electromagnetic radiation of shorter wavelength, or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
04
adapted as conversion devices
06
characterised by at least one potential-jump barrier or surface barrier
068
the potential barriers being only of the PN homojunction type, e.g. bulk silicon PN homojunction solar cells or thin film polycrystalline silicon PN homojunction solar cells
H ELECTRICITY
01
BASIC ELECTRIC ELEMENTS
L
SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
31
Semiconductor devices sensitive to infra-red radiation, light, electromagnetic radiation of shorter wavelength, or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
18
Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
Applicants:
国立大学法人東京工業大学 TOKYO INSTITUTE OF TECHNOLOGY [JP/JP]; 東京都目黒区大岡山2丁目12番1号 2-12-1, Ookayama, Meguro-ku, Tokyo 1528550, JP
Inventors:
伊原 学 IHARA Manabu; JP
長谷川 馨 HASEGAWA Kei; JP
高澤 千明 TAKAZAWA Chiaki; JP
松浦 明 MATSUURA Akira; JP
Agent:
特許業務法人たかはし国際特許事務所 TAKAHASHI INTERNATIONAL PATENT OFFICE; 東京都杉並区上荻一丁目25番1号 ヤマキ産業ビル2階 YAMAKISANGYO Bldg. 2F, 25-1, Kamiogi 1-chome, Suginami-ku, Tokyo 1670043, JP
Priority Data:
2017-17003705.09.2017JP
Title (EN) SILICON SUBSTRATE TO BE USED FOR PRODUCTION OF EPITAXIAL SILICON THIN FILM, AND METHOD FOR PRODUCING SAME
(FR) SUBSTRAT DE SILICIUM DESTINÉ À ÊTRE UTILISÉ DANS LA PRODUCTION D'UNE COUCHE MINCE DE SILICIUM ÉPITAXIAL, ET SON PROCÉDÉ DE PRODUCTION
(JA) エピタキシャルシリコン薄膜の製造に用いられるシリコン基板及びその製造方法
Abstract:
(EN) The present invention addresses: the problem of providing a high-quality epitaxial silicon thin film having few defects in the production of an epitaxial silicon thin film using double layer porous silicon (DLPS); and the problem of providing a highly efficient single crystal silicon solar cell or the like at low cost. The problems are solved by a silicon substrate having a double layer porous silicon layer (DLPS) that is composed of a low porosity layer (LPL) and a high porosity layer (HPL), which is configured such that the low porosity layer (LPL) has a surface roughness (Rms) of 0.3 nm or less, said surface roughness being represented by formula (1). (In formula (1), l represents the standard length; and Z(x) represents the height difference from the reference line at the position x.)
(FR) La présente invention aborde le problème consistant à fournir une couche mince de silicium épitaxial de haute qualité qui présente peu de défauts dans la production d'une couche mince de silicium épitaxial à l'aide de silicium poreux bicouche (DLPS), et le problème consistant à fournir une photopile en silicium monocristallin ou similaire hautement efficace à faible coût. La solution porte sur un substrat en silicium comprenant une couche de silicium poreux bicouche (DLPS) composée d'une couche à faible porosité (LPL) et d'une couche à porosité élevée (HPL), qui est conçue de telle sorte que la couche à faible porosité (LPL) présente une rugosité de surface (Rms) inférieure ou égale à 0,3 nm représentée par la formule (1). (Dans la formule (1), l représente la longueur standard ; et Z(x) représente la différence de hauteur de la ligne de référence à la position x.)
(JA) 2層ポーラスシリコン(DLPS)を使用したエピタキシャルシリコン薄膜の製造において、欠陥の少ない高品質なエピタキシャルシリコン薄膜を提供し、ひいては高効率な単結晶シリコン太陽電池等を低コストで提供することを課題とし、低多孔度層(LPL)と高多孔度層(HPL)からなる2層ポーラスシリコン層を有するシリコン基板(DLPS)において、低多孔度層(LPL)の下記式(1)で表される表面粗さ(Rms)を、0.3nm以下となるようにすることにより上記課題を解決した。  [式(1)において、lは基準長さ、Z(x)は位置xにおける基準線からの高低差である。]
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Office (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (EPO) (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: Japanese (JA)
Filing Language: Japanese (JA)