Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2019042002) ARRAY SUBSTRATE AND DISPLAY DEVICE
Latest bibliographic data on file with the International Bureau    Submit observation

Pub. No.: WO/2019/042002 International Application No.: PCT/CN2018/093451
Publication Date: 07.03.2019 International Filing Date: 28.06.2018
IPC:
G02F 1/1362 (2006.01) ,H01L 27/12 (2006.01)
G PHYSICS
02
OPTICS
F
DEVICES OR ARRANGEMENTS, THE OPTICAL OPERATION OF WHICH IS MODIFIED BY CHANGING THE OPTICAL PROPERTIES OF THE MEDIUM OF THE DEVICES OR ARRANGEMENTS FOR THE CONTROL OF THE INTENSITY, COLOUR, PHASE, POLARISATION OR DIRECTION OF LIGHT, e.g. SWITCHING, GATING, MODULATING OR DEMODULATING; TECHNIQUES OR PROCEDURES FOR THE OPERATION THEREOF; FREQUENCY-CHANGING; NON-LINEAR OPTICS; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
1
Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
01
for the control of the intensity, phase, polarisation or colour
13
based on liquid crystals, e.g. single liquid crystal display cells
133
Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
136
Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
1362
Active matrix addressed cells
H ELECTRICITY
01
BASIC ELECTRIC ELEMENTS
L
SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
27
Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
02
including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
12
the substrate being other than a semiconductor body, e.g. an insulating body
Applicants:
京东方科技集团股份有限公司 BOE TECHNOLOGY GROUP CO., LTD. [CN/CN]; 中国北京市 朝阳区酒仙桥路10号 No.10 Jiuxianqiao Rd., Chaoyang District Beijing 100015, CN
合肥鑫晟光电科技有限公司 HEFEI XINSHENG OPTOELECTRONICS TECHNOLOGY CO., LTD. [CN/CN]; 中国安徽省合肥市 新站区工业园内 Xinzhan Industrial Park Hefei, Anhui 230012, CN
Inventors:
王国华 WANG, Guohua; CN
任文明 REN, Wenming; CN
高飞 GAO, Fei; CN
Agent:
北京中博世达专利商标代理有限公司 BEIJING ZBSD PATENT & TRADEMARK AGENT LTD.; 中国北京市 海淀区交大东路31号11号楼8层 8F, Building 11 No. 31 Jiaoda East Road, Haidian District Beijing 100044, CN
Priority Data:
201710778808.631.08.2017CN
Title (EN) ARRAY SUBSTRATE AND DISPLAY DEVICE
(FR) SUBSTRAT DE MATRICE ET DISPOSITIF D'AFFICHAGE
(ZH) 阵列基板及显示装置
Abstract:
(EN) The present invention relates to the field of display technology. Provided in an embodiment of the present disclosure are an array substrate and a display device capable of reducing a probability of occurrence of point discharge at a corner portion of an auxiliary wire structure. A display region and a wire region of the array substrate. The wire region comprises multiple sets of signal line leads. The same set of signal line leads extend to the same bonding region in the wire region. The array substrate further comprises an auxiliary wire structure provided between adjacent sets of signal line leads. The auxiliary wire structure comprises a peripheral closed wire loop positioned at the outermost side of the auxiliary wire structure. At least a corner portion of the peripheral closed wire loop at a region close to the display region adopts a smooth transition curve.
(FR) La présente invention se rapporte au domaine de la technologie de l'affichage. Selon un mode de réalisation, la présente invention concerne un substrat de matrice et un dispositif d'affichage susceptibles de réduire la probabilité d'apparition d'une décharge ponctuelle au niveau d'une partie d'angle d'une structure de fil auxiliaire. Une région d'affichage et une région de fil du substrat de matrice sont décrites. La région de fil comprend de multiples ensembles de fils de ligne de signal. Le même ensemble de fils de ligne de signal s'étend jusqu'à la même région de liaison dans la région de fil. Le substrat de matrice comprend en outre une structure de fil auxiliaire disposée entre des ensembles adjacents de fils de ligne de signal. La structure de fil auxiliaire comprend une boucle de fil fermée périphérique positionnée au niveau du côté le plus à l'extérieur de la structure de fil auxiliaire. Au moins une partie d'angle de la boucle de fil fermée périphérique au niveau d'une région proche de la région d'affichage adopte une courbe de transition lisse.
(ZH) 本公开的实施例提供一种阵列基板及显示装置,涉及显示技术领域,能够降低辅助走线结构在拐角处发生尖端放电的几率。该阵列基板显示区和走线区。所述走线区包括多组信号线引线,同一组信号线引线延伸至位于所述走线区的同一绑定区。该阵列基板还包括设置于相邻组信号线引线之间的辅助走线结构。辅助走线结构包括外围封闭走线圈,所述外围封闭走线圈位于所述辅助走线结构的最外侧。外围封闭走线圈至少在靠近显示区的拐角处通过弧线平滑过渡。
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Office (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (EPO) (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: Chinese (ZH)
Filing Language: Chinese (ZH)