Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2019031184) AMPLIFICATION CIRCUIT
Latest bibliographic data on file with the International BureauSubmit observation

Pub. No.: WO/2019/031184 International Application No.: PCT/JP2018/027077
Publication Date: 14.02.2019 International Filing Date: 19.07.2018
IPC:
H03F 1/32 (2006.01) ,H03F 1/26 (2006.01) ,H03F 1/34 (2006.01)
H ELECTRICITY
03
BASIC ELECTRONIC CIRCUITRY
F
AMPLIFIERS
1
Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
32
Modifications of amplifiers to reduce non-linear distortion
H ELECTRICITY
03
BASIC ELECTRONIC CIRCUITRY
F
AMPLIFIERS
1
Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
26
Modifications of amplifiers to reduce influence of noise generated by amplifying elements
H ELECTRICITY
03
BASIC ELECTRONIC CIRCUITRY
F
AMPLIFIERS
1
Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
34
Negative-feedback-circuit arrangements with or without positive feedback
Applicants:
株式会社村田製作所 MURATA MANUFACTURING CO., LTD. [JP/JP]; 京都府長岡京市東神足1丁目10番1号 10-1, Higashikotari 1-chome, Nagaokakyo-shi, Kyoto 6178555, JP
Inventors:
若木 謙 WAKAKI Ken; JP
Agent:
特許業務法人 楓国際特許事務所 KAEDE PATENT ATTORNEYS' OFFICE; 大阪府大阪市中央区農人橋1丁目4番34号 1-4-34, Noninbashi, Chuo-ku, Osaka-shi, Osaka 5400011, JP
Priority Data:
2017-15617210.08.2017JP
Title (EN) AMPLIFICATION CIRCUIT
(FR) CIRCUIT D'AMPLIFICATION
(JA) 増幅回路
Abstract:
(EN) This amplification circuit (102) is provided with: a first transistor (M1) in which a signal is inputted to a signal input part (Pi) from outside; and a load inductor (Ld) which is connected between the first transistor (M1) and a power-supply line (Vdd). The amplification circuit (102) is further provided with a feedback circuit (1) that is connected between the signal input part (Pi) of the first transistor (M1) and a given location between the load inductor (Ld) and the first transistor (M1). Gain and linearity are determined, as appropriate, by a feedback amount of the feedback circuit (1).
(FR) La présente invention concerne un circuit d'amplification (102) comprenant : un premier transistor (M1) auquel un signal est appliqué de l'extérieur dans une partie d'entrée de signal (Pi) ; et une bobine d'inductance de charge (Ld) connectée entre le premier transistor (M1) et une ligne d'alimentation (Vdd). Le circuit d'amplification (102) est en outre pourvu d'un circuit de rétroaction (1) connecté entre la partie d'entrée de signal (Pi) du premier transistor (M1) et un emplacement donné entre la bobine d'inductance de charge (Ld) et le premier transistor (M1). Le gain et la linéarité sont déterminés, selon le cas, par une quantité de rétroaction du circuit de rétroaction (1).
(JA) 増幅回路(102)は、信号入力部(Pi)に外部から信号が入力される第1トランジスタ(M1)と、当該第1トランジスタ(M1)と電源ライン(Vdd)との間に接続された負荷インダクタ(Ld)と、を備える。また、増幅回路(102)は、負荷インダクタ(Ld)と第1トランジスタ(M1)との間のいずれかの位置と、第1トランジスタ(M1)の信号入力部(Pi)と、の間に接続された帰還回路(1)を備える。この帰還回路(1)の帰還量によって、利得と線形性が適宜定められる。
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: Japanese (JA)
Filing Language: Japanese (JA)