Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2019027581) SYSTEMS AND METHODS PROVIDING A LOW-POWER MODE FOR SERIAL LINKS
Latest bibliographic data on file with the International Bureau    Submit observation

Pub. No.: WO/2019/027581 International Application No.: PCT/US2018/038065
Publication Date: 07.02.2019 International Filing Date: 18.06.2018
IPC:
G06F 1/32 (2006.01) ,G06F 1/08 (2006.01) ,G06F 13/42 (2006.01)
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
1
Details not covered by groups G06F3/-G06F13/82
26
Power supply means, e.g. regulation thereof
32
Means for saving power
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
1
Details not covered by groups G06F3/-G06F13/82
04
Generating or distributing clock signals or signals derived directly therefrom
08
Clock generators with changeable or programmable clock frequency
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
13
Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
38
Information transfer, e.g. on bus
42
Bus transfer protocol, e.g. handshake; Synchronisation
Applicants:
QUALCOMM INCORPORATED [US/US]; ATTN: International IP Administration 5775 Morehouse Drive San Diego, California 92121-1714, US
Inventors:
BUNCE, Robert Michael; US
COX, Carrie Ellen; US
MOY, Victor Git-Han; US
Agent:
KELTON, Thomas W.; US
WEBB, Gregory P.; US
CHEN, Tom; US
MICHELSON, Gregory J.; US
HALLMAN, Jonathan; US
WELCH, Henry L.; US
FOWLES, Adam; US
NGUYEN, Thuc B.; US
EDWARDS, Gary J.; US
LI, Eric; US
PATTANI, Pranay; US
HUH, Gregory; US
Priority Data:
15/666,76402.08.2017US
Title (EN) SYSTEMS AND METHODS PROVIDING A LOW-POWER MODE FOR SERIAL LINKS
(FR) SYSTÈMES ET PROCÉDÉS FOURNISSANT UN MODE DE FAIBLE PUISSANCE POUR DES LIAISONS SÉRIE
Abstract:
(EN) Systems and methods to provide a low-power mode for serial links are disclosed. One embodiment of such a system includes a transmitter coupled to a link; a receiver coupled to the link and configured to receive signals over the link from the transmitter; a transmit control module configured to cause the transmitter to enter and exit a low-power mode; and a clock module coupled to the transmitter and configured to provide a clock signal to the transmitter, wherein the clock module is further configured to provide the clock signal as a divided clock signal to the transmitter when the transmitter is in the low-power mode, further wherein the divided clock signal has a same phase as the clock signal before entry into the low-power mode.
(FR) L'invention concerne des systèmes et des procédés pour fournir un mode de faible puissance pour des liaisons série. Un mode de réalisation d'un tel système comprend un émetteur couplé à une liaison; un récepteur couplé à la liaison et configuré pour recevoir des signaux sur la liaison provenant de l'émetteur; un module de commande d'émission configuré pour amener l'émetteur à entrer et à sortir d'un mode de faible puissance; et un module d'horloge couplé à l'émetteur et configuré pour fournir un signal d'horloge à l'émetteur, le module d'horloge étant en outre configuré pour fournir le signal d'horloge en tant que signal d'horloge divisé à l'émetteur lorsque l'émetteur est dans le mode de faible puissance, le signal d'horloge divisé ayant en outre une même phase que le signal d'horloge avant l'entrée dans le mode de faible puissance.
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Office (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (EPO) (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)