Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2019005443) HIGH-SPEED COMPUTER ACCELERATOR WITH PRE-PROGRAMMED FUNCTIONS
Latest bibliographic data on file with the International Bureau    Submit observation

Pub. No.: WO/2019/005443 International Application No.: PCT/US2018/036290
Publication Date: 03.01.2019 International Filing Date: 06.06.2018
IPC:
G06F 13/20 (2006.01) ,G06F 13/16 (2006.01)
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
13
Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
14
Handling requests for interconnection or transfer
20
for access to input/output bus
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
13
Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
14
Handling requests for interconnection or transfer
16
for access to memory bus
Applicants:
WISCONSIN ALUMNI RESEARCH FOUNDATION [US/US]; 614 Walnut Street Madison, WI 53726, US
Inventors:
SANKARALINGAM, Karthikeyan; US
NOWATZKI, Anthony; US
GANGADHAR, Vinay; US
Agent:
BAXTER, Keith, M.; US
Priority Data:
15/635,86428.06.2017US
Title (EN) HIGH-SPEED COMPUTER ACCELERATOR WITH PRE-PROGRAMMED FUNCTIONS
(FR) ACCÉLÉRATEUR D'ORDINATEUR À GRANDE VITESSE À FONCTIONS PRÉ-PROGRAMMÉES
Abstract:
(EN) A hardware accelerator for computers combines a stand-alone, high-speed, fixed program dataflow functional element with a stream processor, the latter of which may autonomously access memory in predefined access patterns after receiving simple stream instructions and provide them to the dataflow functional element, The result is a compact, high-speed processor that may exploit fixed program dataflow functional elements.
(FR) L’invention concerne un accélérateur matériel pour ordinateurs qui combine un élément fonctionnel de flux de données de programme fixe autonome à grande vitesse avec un processeur de flux, ce dernier pouvant accéder de manière autonome à une mémoire dans des modèles d'accès prédéfinis après réception d'instructions de flux simples et les fournir à l'élément fonctionnel de flux de données, le résultat étant un processeur compact et à grande vitesse qui peut exploiter des éléments fonctionnels de flux de données de programme fixe.
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Office (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (EPO) (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)