Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2018226338) CIRCUITS AND METHODS FOR SPATIAL EQUALIZATION OF IN-BAND SIGNALS IN MIMO RECEIVERS
Note: Text based on automatic Optical Character Recognition processes. Please use the PDF version for legal matters

What is claimed is:

1. A circuit for spatial equalization of in-band signals, comprising:

a first plurality of circuit elements, wherein:

each of the first plurality of circuit elements comprising a first variable

transconductor, a second variable transconductor, a third variable transconductor, a fourth variable transconductor, an input I, an input Q, an output I, and an output Q;

in each of the first plurality of circuit elements:

an input of the first variable transconductor is connected to input I and an output of the first variable transconductor is connected to output I;

an input of the second variable transconductor is connected to input Q and an output of the second variable transconductor is connected to output I;

an input of the third variable transconductor is connected to input I and an output of the third variable transconductor is connected to output Q; and

an input of the fourth variable transconductor is connected to input Q and an output of the fourth variable transconductor is connected to output Q;

in at least one of the first plurality of circuit elements:

a first variable resistor connects the input I to the output I; and

a second variable resistor connects the input Q to the output Q;

the input I of each of the first plurality of circuit elements are connected together; and

the input Q of each of the first plurality of circuit elements are connected together; a second plurality of circuit elements, wherein:

each of the second plurality of circuit elements comprising a first variable transconductor, a second variable transconductor, a third variable transconductor, a fourth variable transconductor, an input I, an input Q, an output I, and an output Q;

in each of the second plurality of circuit elements:

an input of the first variable transconductor is connected to input I and an output of the first variable transconductor is connected to output I;

an input of the second variable transconductor is connected to input Q and an output of the second variable transconductor is connected to output I;

an input of the third variable transconductor is connected to input I and an output of the third variable transconductor is connected to output Q; and

an input of the fourth variable transconductor is connected to input Q and an output of the fourth variable transconductor is connected to output Q;

in at least one of the second plurality of circuit elements:

a first variable resistor connects the input I to the output I; and a second variable resistor connects the input Q to the output Q;

the input I of each of the second plurality of circuit elements are connected together; and

the input Q of each of the second plurality of circuit elements are connected together;

wherein the output I of a first of the first plurality of circuit elements is connected to the output I of a first of the second plurality of circuit elements;

wherein the output I of a second of the first plurality of circuit elements is connected to the output I of a second of the second plurality of circuit elements;

wherein the output Q of a first of the first plurality of circuit elements is connected to the output Q of a first of the second plurality of circuit elements; and

wherein the output Q of a second of the first plurality of circuit elements is connected to the output Q of a second of the second plurality of circuit elements.

2. The circuit of claim 1, further comprising:

a first mixer connected to the input I of each of the first plurality of circuit elements; and a second mixer connected to the input I of each of the second plurality of circuit elements.

3. The circuit of claim 2, wherein:

the first mixer is also connected to the input Q of each of the first plurality of circuit elements; and

the second mixer is also connected to the input Q of each of the second plurality of circuit elements.

4. The circuit of claim 2, further comprising:

a first low noise amplifier having an input coupled to a first radio frequency signal and an output connected to an input of the first mixer; and

a second low noise amplifier having an input coupled to a second radio frequency signal and an output connected to an input of the second mixer.

5. The circuit of claim 1, further comprising:

a first variable gain amplifier having a first input connected to the output I of the first of the first plurality of circuit elements and to the output I of the first of the second plurality of circuit elements; and

a second variable gain amplifier having a first input connected to the output I of the second of the first plurality of circuit elements and to the output I of the second of the second plurality of circuit elements.

6. The circuit of claim 5, wherein:

the first variable gain amplifier also has a second input connected to the output Q of the first of the first plurality of circuit elements and to the output Q of the first of the second plurality of circuit elements; and

a second variable gain amplifier also has a second input connected to the output Q of a second of the first plurality of circuit elements and to the output I of the second of the second plurality of circuit elements.

7. The circuit of claim 1, wherein at the first variable transconductor comprises:

a transistor having a gate connected to the input of the first variable transconductor, a drain connected to the output of the first variable transconductor, and a source;

a tunable resistor having a first side connected to the source of the transistor; and a current source connected to the source of the transistor.