Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2018205543) SHIFT REGISTER, METHOD FOR DRIVING SAME, GATE INTEGRATED DRIVE CIRCUIT AND DISPLAY DEVICE
Latest bibliographic data on file with the International Bureau    Submit observation

Pub. No.: WO/2018/205543 International Application No.: PCT/CN2017/111573
Publication Date: 15.11.2018 International Filing Date: 17.11.2017
IPC:
G09G 3/20 (2006.01) ,G11C 19/28 (2006.01)
G PHYSICS
09
EDUCATING; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
G
ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
3
Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
20
for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix
G PHYSICS
11
INFORMATION STORAGE
C
STATIC STORES
19
Digital stores in which the information is moved stepwise, e.g. shift registers
28
using semiconductor elements
Applicants:
京东方科技集团股份有限公司 BOE TECHNOLOGY GROUP CO., LTD. [CN/CN]; 中国北京市 朝阳区酒仙桥路10号 No. 10 Jiuxianqiao Rd., Chaoyang District Beijing 100015, CN
Inventors:
玄明花 XUAN, Minghua; CN
杨盛际 YANG, Shengji; CN
肖丽 XIAO, Li; CN
付杰 FU, Jie; CN
王磊 WANG, Lei; CN
卢鹏程 LU, Pengcheng; CN
陈小川 CHEN, Xiaochuan; CN
Agent:
北京同达信恒知识产权代理有限公司 TDIP & PARTNERS; 中国北京市海淀区宝盛南路1号院20号楼8层101-01 101-01, 8/F, Building 20, No.1 Baosheng South Road Haidian District Beijing 100192, CN
Priority Data:
201710322066.609.05.2017CN
Title (EN) SHIFT REGISTER, METHOD FOR DRIVING SAME, GATE INTEGRATED DRIVE CIRCUIT AND DISPLAY DEVICE
(FR) REGISTRE À DÉCALAGE, SON PROCÉDÉ D'ATTAQUE, CIRCUIT D'ATTAQUE INTÉGRÉ À UNE GRILLE ET DISPOSITIF D'AFFICHAGE
(ZH) 移位寄存器、其驱动方法、栅极集成驱动电路及显示装置
Abstract:
(EN) A shift register, a method for driving same, a gate integrated drive circuit and a display device. The shift register comprises an input control circuit (101), a first output control circuit (102), a pull-up control circuit (103), a first pull-down control circuit (104) and a second output control circuit (105); by means of the cooperation of the first output control circuit (102) and the second output control circuit (105), a high level signal and a low level signal are respectively provided; by means of the cooperation of the pull-up control circuit (103) and the second output control circuit (105), the reset of a signal output end (OUTPUT) is achieved.
(FR) La présente invention concerne un registre à décalage, son procédé d'attaque, un circuit d'attaque intégré à une grille et un dispositif d'affichage. Le registre à décalage comprend un circuit de commande d'entrée (101), un premier circuit de commande de sortie (102), un circuit de commande d'excursion haute (103), un premier circuit de commande d'excursion basse (104) et un second circuit de commande de sortie (105) ; grâce à la coopération du premier circuit de commande de sortie (102) et du second circuit de commande de sortie (105), un signal de haut niveau et un signal de bas niveau sont respectivement fournis ; grâce à la coopération du circuit de commande d'excursion haute (103) et du second circuit de commande de sortie (105), la réinitialisation d'une extrémité de sortie de signal (OUTPUT) est obtenue.
(ZH) 一种移位寄存器、其驱动方法、栅极集成驱动电路及显示装置,包括输入控制电路(101),第一输出控制电路(102),上拉控制电路(103),第一下拉控制电路(104)和第二输出控制电路(105);通过第一输出控制电路(102)和第二输出控制电路(105)的配合,分别提供高电平信号和低电平信号;通过上拉控制电路(103)和第二输出控制电路(105)的配合,实现对信号输出端(OUTPUT)的复位。
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Office (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (EPO) (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: Chinese (ZH)
Filing Language: Chinese (ZH)