Search International and National Patent Collections

1. (WO2018201815) SHIFT REGISTER AND DRIVE METHOD THEREOF, GATE DRIVE CIRCUIT AND DISPLAY APPARATUS

Pub. No.:    WO/2018/201815    International Application No.:    PCT/CN2018/079815
Publication Date: Fri Nov 09 00:59:59 CET 2018 International Filing Date: Thu Mar 22 00:59:59 CET 2018
IPC: G09G 3/36
G09G 3/3266
G11C 19/28
Applicants: BOE TECHNOLOGY GROUP CO., LTD.
京东方科技集团股份有限公司
HEFEI XINSHENG OPTOELECTRONICS TECHNOLOGY CO., LTD.
合肥鑫晟光电科技有限公司
Inventors: CHEN, Peng
陈鹏
Title: SHIFT REGISTER AND DRIVE METHOD THEREOF, GATE DRIVE CIRCUIT AND DISPLAY APPARATUS
Abstract:
A shift register (10), comprising: node control circuits (11, 12), configured to set the potential at a first node (PU) under the control of an input signal (INPUT), a reset signal (RESET), and the potential at a second node (PD), and to set the potential at the second node (PD) under the control of a second clock signal (CLKB) and the potential at the first node (PU); an output circuit (13), configured to output an output signal at an output terminal (OUTPUT) under the control of a first clock signal (CLK), the potential at the first node (PU), the potential at the second node (PD), and the reset signal (RESET), the output circuit (13) comprising a denoising transistor, comprising a gate electrode connected to the second node (PD), a drain electrode connected to the output terminal, and a source electrode; and a threshold voltage control circuit (14), configured to set the potential at the source electrode of the denoising transistor under the control of a control signal and the potential at the second node (PD), in order to implement balancing between the voltage of the gate electrode and the voltage of the source electrode of the denoising transistor during a time interval.