Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2018200448) METHOD, APPARATUS, AND SYSTEM FOR SEMAPHORE-BASED PROTECTION OF POWER-DOMAIN-CROSSING SIGNALS
Latest bibliographic data on file with the International Bureau    Submit observation

Pub. No.: WO/2018/200448 International Application No.: PCT/US2018/029038
Publication Date: 01.11.2018 International Filing Date: 24.04.2018
IPC:
G06F 9/52 (2006.01) ,G06F 1/32 (2006.01) ,G06F 13/40 (2006.01)
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
9
Arrangements for programme control, e.g. control unit
06
using stored programme, i.e. using internal store of processing equipment to receive and retain programme
46
Multiprogramming arrangements
52
Programme synchronisation; Mutual exclusion, e.g. by means of semaphores
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
1
Details not covered by groups G06F3/-G06F13/82
26
Power supply means, e.g. regulation thereof
32
Means for saving power
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
13
Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
38
Information transfer, e.g. on bus
40
Bus structure
Applicants:
QUALCOMM INCORPORATED [US/US]; Attn: International IP Administration 5775 Morehouse Drive San Diego, California 92121-1714, US
Inventors:
BATENBURG, Michael Kevin; US
LE ROY, Vincent Pierre; US
ORIGANTI, Praveen Kumar; US
Agent:
WONG, Chui-Kiu Teresa; US
Priority Data:
15/499,24727.04.2017US
Title (EN) METHOD, APPARATUS, AND SYSTEM FOR SEMAPHORE-BASED PROTECTION OF POWER-DOMAIN-CROSSING SIGNALS
(FR) PROCÉDÉ, APPAREIL ET SYSTÈME DE PROTECTION À BASE DE SÉMAPHORE DE SIGNAUX DE CROISEMENT DE DOMAINE DE PUISSANCE
Abstract:
(EN) In certain aspects of the disclosure, an apparatus includes first and second semaphore registers disposed in a first power domain. A common address bus is coupled to the first and second semaphore registers, and a semaphore lock is disposed in the first power domain and coupled to the first and second semaphore registers. The semaphore lock is controlled by the first and second semaphore registers, and controls whether a signal from a second power domain is permitted to propagate to the first power domain. The first and second semaphore registers may be associated with first and second register addresses, respectively, which are selected to provide a substantially maximized Hamming distance between them. The first and second semaphore registers may have a write order expectation enforced between them.
(FR) L'invention porte, dans certains aspects, sur un appareil qui comprend des premier et second registres de sémaphore disposés dans un premier domaine de puissance. Un bus d'adresse commun est couplé aux premier et second registres de sémaphore et un verrou de sémaphore est disposé dans le premier domaine de puissance et couplé aux premier et second registres de sémaphore. Le verrou de sémaphore est commandé par les premier et second registres de sémaphore et commande si un signal provenant d'un second domaine de puissance est autorisé, ou non, à se propager vers le premier domaine de puissance. Les premier et second registres de sémaphore peuvent être associés à des première et seconde adresses de registre, respectivement, qui sont sélectionnées pour fournir une distance de Hamming sensiblement maximisée entre elles. Les premier et second registres de sémaphore peuvent avoir une attente d'ordre d'écriture appliquée entre eux.
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Office (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (EPO) (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)