Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2018198955) SOURCE DRIVER, PANEL DRIVING DEVICE, DISPLAY DEVICE, AND VEHICLE
Latest bibliographic data on file with the International Bureau    Submit observation

Pub. No.: WO/2018/198955 International Application No.: PCT/JP2018/016257
Publication Date: 01.11.2018 International Filing Date: 20.04.2018
IPC:
G09G 3/20 (2006.01) ,G02F 1/133 (2006.01) ,G09G 3/36 (2006.01)
G PHYSICS
09
EDUCATING; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
G
ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
3
Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
20
for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix
G PHYSICS
02
OPTICS
F
DEVICES OR ARRANGEMENTS, THE OPTICAL OPERATION OF WHICH IS MODIFIED BY CHANGING THE OPTICAL PROPERTIES OF THE MEDIUM OF THE DEVICES OR ARRANGEMENTS FOR THE CONTROL OF THE INTENSITY, COLOUR, PHASE, POLARISATION OR DIRECTION OF LIGHT, e.g. SWITCHING, GATING, MODULATING OR DEMODULATING; TECHNIQUES OR PROCEDURES FOR THE OPERATION THEREOF; FREQUENCY-CHANGING; NON-LINEAR OPTICS; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
1
Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
01
for the control of the intensity, phase, polarisation or colour
13
based on liquid crystals, e.g. single liquid crystal display cells
133
Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
G PHYSICS
09
EDUCATING; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
G
ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
3
Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
20
for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix
34
by control of light from an independent source
36
using liquid crystals
Applicants:
ローム株式会社 ROHM CO., LTD. [JP/JP]; 京都府京都市右京区西院溝崎町21番地 21, Saiin Mizosaki-Cho, Ukyo-Ku, Kyoto-Shi, Kyoto 6158585, JP
Inventors:
山本 恭輝 YAMAMOTO Takateru; JP
草尾 康隆 KUSAO Yasutaka; JP
ホソン シェリル アン ダヤオ JOSON Sheryll Anne Dayao; JP
Agent:
特許業務法人 佐野特許事務所 SANO PATENT OFFICE; 大阪府大阪市中央区天満橋京町2-6天満橋八千代ビル別館5F 5F, Tenmabashi-Yachiyo Bldg. Bekkan, 2-6, Tenmabashi-Kyomachi, Chuo-Ku, Osaka-Shi, Osaka 5400032, JP
Priority Data:
2017-08797127.04.2017JP
Title (EN) SOURCE DRIVER, PANEL DRIVING DEVICE, DISPLAY DEVICE, AND VEHICLE
(FR) PILOTE DE SOURCE, DISPOSITIF D'ENTRAÎNEMENT DE PANNEAU, DISPOSITIF D'AFFICHAGE ET VÉHICULE
(JA) ソースドライバ、パネル駆動装置、表示装置、及び、車両
Abstract:
(EN) This source driver 130 is provided with: a first latch 131 for outputting a first data signal D1(1) of multiple bits (for example, 8 bits); a second latch 132 for outputting a second data signal D2(1) by latching the first data signal D1(1) multiple times by bit units; a DAC 133 for converting the second data signal D2(1) into an analog signal A(1); and an amplifier 134 for receiving the input of the analog signal A(1) and outputting a source signal S(1). For example, the second latch 132 latches the first data signal D1(1) by one bit for one clock, by one bit for multiple clocks, by multiple bits for one clock, or by multiple bits for multiple clocks.
(FR) L'invention concerne un pilote de source 130 pourvu : d'un premier verrou 131 pour délivrer en sortie un premier signal de données D1(1) de multiples bits (par exemple 8 bits); d'un second verrou 132 pour délivrer en sortie un second signal de données D2(1) par verrouillage du premier signal de données D1(1) plusieurs fois par des unités de bits; un DAC 133 pour convertir le second signal de données D2(1) en un signal analogique A(1); et un amplificateur 134 pour recevoir l'entrée du signal analogique A(1) et délivrer en sortie un signal de source S(1). Par exemple, le second verrou 132 verrouille le premier signal de données D1(1) par un bit pour une horloge, par un bit pour de multiples horloges, par de multiples bits pour une horloge, ou par de multiples bits pour de multiples horloges.
(JA) ソースドライバ130は、多ビット(例えば8ビット)の第1データ信号D1(1)を出力する第1ラッチ131と、第1データ信号D1(1)をビット単位で複数回に分けてラッチすることにより第2データ信号D2(1)を出力する第2ラッチ132と、第2データ信号D2(1)をアナログ信号A(1)に変換するDAC133と、アナログ信号A(1)の入力を受けてソース信号S(1)を出力するアンプ134と、を有する。例えば、第2ラッチ132は、第1データ信号D1(1)を、1クロック毎に1ビットずつ、または、複数クロック毎に1ビットずつ、或いは、1クロック毎に複数ビットずつ、若しくは、複数クロック毎に複数ビットずつラッチする。
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Office (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (EPO) (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: Japanese (JA)
Filing Language: Japanese (JA)