Search International and National Patent Collections

1. (WO2018183327) SCHEDULER TO IMPROVE FAIRNESS AND THROUGHPUT FOR FULL-DUPLEX WIFI COMMUNICATIONS

Pub. No.:    WO/2018/183327    International Application No.:    PCT/US2018/024570
Publication Date: Fri Oct 05 01:59:59 CEST 2018 International Filing Date: Wed Mar 28 01:59:59 CEST 2018
IPC: H04W 72/12
H04W 88/08
Applicants: INTEL CORPORATION
Inventors: WANG, Yicong
YEH, Shu-Ping
WANG, Ping
MIN, Alexander W.
CHOI, Yang-Seok
Title: SCHEDULER TO IMPROVE FAIRNESS AND THROUGHPUT FOR FULL-DUPLEX WIFI COMMUNICATIONS
Abstract:
A full-duplex (FD) capable access point (AP) of a wireless basic service set (BSS) that includes a plurality of stations (STAs) is configured to implement opportunistic FD downlink (DL) transmissions to a non-FD capable STA in the BSS when decoding uplink (UL) data from a UL STA in the BSS. While decoding the UL data, the AP selects a DL STA from a queue of DL STAs based on a predetermined FD DL transmission rate from the AP to the DL STA while the AP is decoding the UL data from the UL STA. The AP then causes an amount of data to be transmitted as an FD transmission to the selected DL STA while the processor is decoding the data from the UL STA.