Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2018181142) ACTIVE MATRIX SUBSTRATE AND LIQUID CRYSTAL DISPLAY DEVICE
Latest bibliographic data on file with the International BureauSubmit observation

Pub. No.: WO/2018/181142 International Application No.: PCT/JP2018/012061
Publication Date: 04.10.2018 International Filing Date: 26.03.2018
IPC:
G02F 1/1368 (2006.01) ,G09F 9/30 (2006.01)
G PHYSICS
02
OPTICS
F
DEVICES OR ARRANGEMENTS, THE OPTICAL OPERATION OF WHICH IS MODIFIED BY CHANGING THE OPTICAL PROPERTIES OF THE MEDIUM OF THE DEVICES OR ARRANGEMENTS FOR THE CONTROL OF THE INTENSITY, COLOUR, PHASE, POLARISATION OR DIRECTION OF LIGHT, e.g. SWITCHING, GATING, MODULATING OR DEMODULATING; TECHNIQUES OR PROCEDURES FOR THE OPERATION THEREOF; FREQUENCY-CHANGING; NON-LINEAR OPTICS; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
1
Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
01
for the control of the intensity, phase, polarisation or colour
13
based on liquid crystals, e.g. single liquid crystal display cells
133
Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
136
Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
1362
Active matrix addressed cells
1368
in which the switching element is a three-electrode device
G PHYSICS
09
EDUCATING; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
F
DISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
9
Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
30
in which the desired character or characters are formed by combining individual elements
Applicants:
シャープ株式会社 SHARP KABUSHIKI KAISHA [JP/JP]; 大阪府堺市堺区匠町1番地 1, Takumi-cho, Sakai-ku, Sakai City, Osaka 5908522, JP
Inventors:
北川 英樹 KITAGAWA, Hideki; --
今井 元 IMAI, Hajime; --
伊藤 俊克 ITOH, Toshikatsu; --
菊池 哲郎 KIKUCHI, Tetsuo; --
鈴木 正彦 SUZUKI, Masahiko; --
上田 輝幸 UEDA, Teruyuki; --
原 健吾 HARA, Kengo; --
西宮 節治 NISHIMIYA, Setsuji; --
大東 徹 DAITOH, Tohru; --
Agent:
特許業務法人HARAKENZO WORLD PATENT & TRADEMARK HARAKENZO WORLD PATENT & TRADEMARK; 大阪府大阪市北区天神橋2丁目北2番6号 大和南森町ビル Daiwa Minamimorimachi Building, 2-6, Tenjinbashi 2-chome Kita, Kita-ku, Osaka-shi, Osaka 5300041, JP
Priority Data:
2017-07177331.03.2017JP
Title (EN) ACTIVE MATRIX SUBSTRATE AND LIQUID CRYSTAL DISPLAY DEVICE
(FR) SUBSTRAT DE MATRICE ACTIVE ET DISPOSITIF D'AFFICHAGE À CRISTAUX LIQUIDES
(JA) アクティブマトリクス基板、液晶表示装置
Abstract:
(EN) The present invention provides a highly precise active matrix substrate while suppressing occurrence of a pixel defect. This active matrix substrate is provided with: a first semiconductor film corresponding to one of two sub-pixels adjacent to each other in a row direction; a second semiconductor film corresponding to the other; a transistor using part of the first semiconductor film as a channel in the row direction; and a pixel electrode connected to a drain electrode of the transistor via a contact hole, wherein in plan view, a distance (dc) in the row direction from the drain electrode-side edge of the channel to the bottom surface of the contract hole is greater than or equal to 0.15 times a sub-pixel pitch (dp) in the row direction.
(FR) La présente invention permet d'obtenir un substrat de matrice active très précis tout en supprimant l'apparition d'un défaut de pixel. Ledit substrat de matrice active est pourvu : d'un premier film semi-conducteur correspondant à un sous-pixel parmi deux sous-pixels adjacents l'un à l'autre dans une direction de rangée ; d'un second film semi-conducteur correspondant à l'autre sous-pixel ; d'un transistor utilisant une partie du premier film semi-conducteur en tant que canal dans la direction de rangée ; et d'une électrode de pixel connectée à une électrode de drain du transistor par l'intermédiaire d'un trou de contact. En vue en plan, une distance (dc) dans la direction de rangée à partir du bord côté électrode de drain du canal jusqu'à la surface inférieure du trou de contact est supérieure ou égale à 0,15 fois un pas de sous-pixel (dp) dans la direction de rangée.
(JA) 画素欠陥の発生を抑えつつ、高精細なアクティブマトリクス基板を提供する。行方向に隣り合う2つのサブ画素の一方に対応する第1半導体膜と、他方に対応する第2半導体膜と、前記第1半導体膜の一部を行方向のチャネルとするトランジスタと、コンタクトホールを介して前記トランジスタのドレイン電極に接続する画素電極とを備え、平面視においては、前記チャネルのドレイン電極側エッジから前記コンタクトホールの底面に到るまでの行方向の距離(dc)が、行方向のサブ画素ピッチ(dp)の0.15倍以上である。
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: Japanese (JA)
Filing Language: Japanese (JA)