Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2018179819) TEMPORARY-FIXING SUBSTRATE AND METHOD FOR MOLDING ELECTRONIC COMPONENT
Latest bibliographic data on file with the International BureauSubmit observation

Pub. No.: WO/2018/179819 International Application No.: PCT/JP2018/003404
Publication Date: 04.10.2018 International Filing Date: 01.02.2018
IPC:
H01L 21/02 (2006.01) ,H01L 21/56 (2006.01)
H ELECTRICITY
01
BASIC ELECTRIC ELEMENTS
L
SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
21
Processes or apparatus specially adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
02
Manufacture or treatment of semiconductor devices or of parts thereof
H ELECTRICITY
01
BASIC ELECTRIC ELEMENTS
L
SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
21
Processes or apparatus specially adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
02
Manufacture or treatment of semiconductor devices or of parts thereof
04
the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
50
Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/06-H01L21/326162
56
Encapsulations, e.g. encapsulating layers, coatings
Applicants:
日本碍子株式会社 NGK INSULATORS, LTD. [JP/JP]; 愛知県名古屋市瑞穂区須田町2番56号 2-56, Suda-cho, Mizuho-ku, Nagoya-shi, Aichi 4678530, JP
Inventors:
野村 勝 NOMURA Masaru; JP
宮澤 杉夫 MIYAZAWA Sugio; JP
Agent:
細田 益稔 HOSODA Masutoshi; JP
青木 純雄 AOKI Sumio; JP
Priority Data:
2017-06679330.03.2017JP
Title (EN) TEMPORARY-FIXING SUBSTRATE AND METHOD FOR MOLDING ELECTRONIC COMPONENT
(FR) SUBSTRAT DE FIXATION TEMPORAIRE ET PROCÉDÉ DE MOULAGE DE COMPOSANT ÉLECTRONIQUE
(JA) 仮固定基板および電子部品のモールド方法
Abstract:
(EN) A temporary-fixing substrate 2 provided with: a fixing surface 1A for adhering a plurality of electronic components 6 and temporarily fixing the plurality of electronic components 6 using a resin mold 7; and a bottom surface 3B disposed on the opposite side from the fixing surface. The temporary-fixing substrate 2 comprises a light transmissive ceramic, scratches are dispersed over the fixing surface 1A, and a polished surface and a grain boundary of crystal particles constituting the light transmissive ceramic are exposed on the bottom surface. The bottom surface has a scratch density lower than a scratch density on the fixing surface.
(FR) La présente invention concerne un substrat de fixation temporaire (2) qui comprend : une surface de fixation (1A) permettant de faire adhérer une pluralité de composants électroniques (6) et fixer temporairement la pluralité de composants électroniques (6) à l'aide d'un moule en résine (7); et une surface inférieure (3B) disposée sur le côté opposé à la surface de fixation. Le substrat de fixation temporaire (2) comprend une céramique transmettant la lumière, des rayures sont dispersées sur la surface de fixation (1A), et une surface polie et une limite de grain de particules cristallines constituant la céramique transmettant la lumière sont exposées sur la surface inférieure. La surface inférieure a une densité de rayures inférieure à une densité de rayures sur la surface de fixation.
(JA) 仮固定基板2は、複数の電子部品6を接着し、樹脂モールド7で仮固定するための固定面1Aと、固定面の反対側にある底面3Bとを備える。仮固定基板2が透光性セラミックスからなり、固定面1Aにスクラッチが分散しており、透光性セラミックスを構成する結晶粒子の研磨面および粒界が底面に露出している。底面におけるスクラッチの密度が前記固定面におけるスクラッチ密度よりも低い。
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: Japanese (JA)
Filing Language: Japanese (JA)