Search International and National Patent Collections

1. (WO2018176507) SYSTEMS AND METHODS FOR DYNAMIC LOW LATENCY OPTIMIZATION

Pub. No.:    WO/2018/176507    International Application No.:    PCT/CN2017/080100
Publication Date: Fri Oct 05 01:59:59 CEST 2018 International Filing Date: Wed Apr 12 01:59:59 CEST 2017
IPC: G06F 11/32
Applicants: HONG KONG APPLIED SCIENCE AND TECHNOLOGY RESEARCH INSTITUTE COMPANY LIMITED
Inventors: LO, Chun Chung
Title: SYSTEMS AND METHODS FOR DYNAMIC LOW LATENCY OPTIMIZATION
Abstract:
Systems and methods which provide low latency optimization configured to perform from the hardware layer across the operating system to an application. Low latency operation implemented is optimized for a specific application, which interfaces with specific hardware, executing on a host processor-based system configured for low latency optimization according to the concepts herein. For example, a low latency optimization implementation may comprise various modules implemented in both the user space and Kernel space, wherein the modules cooperate to obtain information regarding the services and hardware utilized by an application and to provide such information for facilitating low latency operation with respect to the application. Low latency operation is dynamically enabled or disabled by a low latency optimization implementation, such as to facilitate low latency operation on an application by application basis as appropriate or as desired.