Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2018161834) LOW-DROPOUT REGULATORS
Latest bibliographic data on file with the International Bureau    Submit observation

Pub. No.: WO/2018/161834 International Application No.: PCT/CN2018/077711
Publication Date: 13.09.2018 International Filing Date: 01.03.2018
IPC:
G05F 1/56 (2006.01)
G PHYSICS
05
CONTROLLING; REGULATING
F
SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
1
Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
10
Regulating voltage or current
46
wherein the variable actually regulated by the final control device is dc
56
using semiconductor devices in series with the load as final control devices
Applicants:
YANGTZE MEMORY TECHNOLOGIES CO., LTD. [CN/CN]; Room 7018, No. 18, Huaguang Road Guandong Science and Technology Industrial Park East Lake High-Tech Development Zone Wuhan, Hubei 430074, CN
Inventors:
PAN, Feng; CN
LU, Zhenyu; CN
YANG, Steve Weiyi; CN
YANG, Simon Shi-Ning; CN
Agent:
北京永新同创知识产权代理有限公司 NTD UNIVATION INTELLECTUAL PROPERTY AGENCY LTD.; 中国北京市 东城区北三环东路36号北京环球贸易中心C座10层 10th Floor, Tower C, Beijing Global Trade Center, 36 North Third Ring Road East, Dongcheng District Beijing 100013, CN
Priority Data:
201710135653.408.03.2017CN
Title (EN) LOW-DROPOUT REGULATORS
(FR) RÉGULATEURS À FAIBLE CHUTE DE TENSION
Abstract:
(EN) A low-dropout regulator (100) comprises a first switching transistor (104), a comparator (102), and a Miller capacitor (106). The first terminal of the first switching transistor (104) is connected to a load (108), and the second terminal of the first switching transistor (104) is connected to a power supply voltage. The first input terminal of the comparator (102) is connected to a reference voltage (Vref), the second input terminal of the comparator (102) is connected to the first terminal of the first switching transistor (104), and the output terminal of the comparator (102) is connected to the control terminal of the first switching transistor (104). The first terminal of the Miller capacitor (106) is connected to the control terminal of the first switching transistor (104), and the second terminal of the Miller capacitor (106) is connected to the first terminal of the first switching transistor (104) and the load (108).
(FR) L'invention concerne un régulateur à faible chute de tension (100) comprenant un premier transistor de commutation (104), un comparateur (102) et un condensateur de Miller (106). La première borne du premier transistor de commutation (104) est connectée à une charge (108), et la seconde borne du premier transistor de commutation (104) est connectée à une tension d'alimentation électrique. La première borne d'entrée du comparateur (102) est connectée à une tension de référence (Vref), la deuxième borne d'entrée du comparateur (102) est connectée à la première borne du premier transistor de commutation (104), et la borne de sortie du comparateur (102) est connectée à la borne de commande du premier transistor de commutation (104). La première borne du condensateur de Miller (106) est connectée à la borne de commande du premier transistor de commutation (104), et la seconde borne du condensateur de Miller (106) est connectée à la première borne du premier transistor de commutation (104) et à la charge (108).
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Office (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (EPO) (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)