Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2018160497) HIGH PERFORMANCE INTERCONNECT
Latest bibliographic data on file with the International Bureau    Submit observation

Pub. No.: WO/2018/160497 International Application No.: PCT/US2018/019764
Publication Date: 07.09.2018 International Filing Date: 26.02.2018
IPC:
G06F 13/16 (2006.01)
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
13
Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
14
Handling requests for interconnection or transfer
16
for access to memory bus
Applicants:
INTEL CORPORATION [US/US]; 2200 Mission College Boulevard Santa Clara, California 95054, US
Inventors:
WU, Zuoguo; US
DAS SHARMA, Debendra; US
MAZUMDER, Mohiuddin M.; US
GUO, Jong-Ru; US
SRIRAMULU, Anupriya; US
LANKA, Narasimha; US
WIG, Timothy; US
MORRISS, Jeff; US
Agent:
KOMENDA, J. Kyle; US
Priority Data:
15/636,73829.06.2017US
62/466,80603.03.2017US
Title (EN) HIGH PERFORMANCE INTERCONNECT
(FR) INTERCONNEXION À HAUTE PERFORMANCE
Abstract:
(EN) A device includes a receiver to receive one or more training sequences during a training of a link, where the link connects two devices. The device may include agent logic to determine, from the one or more training sequences, a number of extension devices on the link between the two devices, and determine that the number of extension devices exceeds a threshold number. The device may include a transmitter to send a plurality of clock compensation ordered sets on the link based on determining that the number of extension devices exceeds a threshold number.
(FR) Un dispositif comprend un récepteur destiné à recevoir une ou plusieurs séquences d'apprentissage pendant un apprentissage d'une liaison de communication, la liaison reliant deux dispositifs. Le dispositif peut comprendre une logique d'agent pour déterminer, à partir des une ou plusieurs séquences d'apprentissage, un nombre de dispositifs d'extension sur la liaison entre les deux dispositifs, et pour déterminer que le nombre de dispositifs d'extension dépasse un nombre seuil. Le dispositif peut comprendre un émetteur destiné à envoyer une pluralité d'ensembles ordonnés de compensation d'horloge sur la liaison de communication sur la base de la détermination que le nombre de dispositifs d'extension dépasse un nombre seuil.
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Office (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (EPO) (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)