Search International and National Patent Collections

1. (WO2018158190) TRANSMISSION ARRANGEMENT FOR FULL-DUPLEX COMMUNICATION

Pub. No.:    WO/2018/158190    International Application No.:    PCT/EP2018/054656
Publication Date: Sat Sep 08 01:59:59 CEST 2018 International Filing Date: Tue Feb 27 00:59:59 CET 2018
IPC: H04B 3/23
H04M 3/30
H04M 11/06
Applicants: NOKIA SOLUTIONS AND NETWORKS OY
Inventors: TYTGAT, Maarten
GURNE, Thibaut
STRACKX, Maarten
Title: TRANSMISSION ARRANGEMENT FOR FULL-DUPLEX COMMUNICATION
Abstract:
The present invention relates to a transmission arrangement (100) for coupling a pair of transmit output terminals (101, 102) to a pair of medium terminals (103, 104) coupled a transmission medium (40), and the pair of medium terminals to a pair of receive input terminals (105, 106), the pairs of transmit output terminals, receive input terminals and medium terminals carrying opposite-polarity signals (±VTX; ±VRX;±VLINE). in accordance with an embodiment of the invention, the transmission arrangement comprises a first adder (110) and a second adder (120) with respective first and second adder input terminals (111, 121; 112, 122) and respective adder output terminals (114; 124). The pair of transmit output terminals is coupled to the pair of first adder input terminals, and is further coupled through respective first impedances (Z1) to the pair of second adder input terminals and to the pair of medium terminals, with the first and second adder input terminals being respectively coupled to opposite-polarity transmit output terminals. The pair of receive input terminals is coupled to the pair of adder output terminals. The first impedances individually comprise a first resistor (R1) coupled in parallel with a first capacitor (C1). The first and second adders individually comprise second and third capacitors (C2, C3) between the respective first and second adder input terminals and a common terminal (115; 125), and a feedback network between the adder output terminal and the common terminal. The first capacitors have a reactance value that matches the difference between the reactance values of the second and third capacitors.