Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2018123205) MICROCOMPUTER AND LOGICAL CIRCUIT
Latest bibliographic data on file with the International Bureau    Submit observation

Pub. No.: WO/2018/123205 International Application No.: PCT/JP2017/037033
Publication Date: 05.07.2018 International Filing Date: 12.10.2017
IPC:
G06F 15/78 (2006.01) ,G06F 9/38 (2006.01)
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
15
Digital computers in general; Data processing equipment in general
76
Architectures of general purpose stored programme computers
78
comprising a single central processing unit
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
9
Arrangements for programme control, e.g. control unit
06
using stored programme, i.e. using internal store of processing equipment to receive and retain programme
30
Arrangements for executing machine- instructions, e.g. instruction decode
38
Concurrent instruction execution, e.g. pipeline, look ahead
Applicants:
日立オートモティブシステムズ株式会社 HITACHI AUTOMOTIVE SYSTEMS, LTD. [JP/JP]; 茨城県ひたちなか市高場2520番地 2520, Takaba, Hitachinaka-shi, Ibaraki 3128503, JP
Inventors:
堤 聡 TSUTSUMI, Satoshi; JP
植田 泰輔 UETA, Taisuke; JP
金子 周平 KANEKO, Shuhei; JP
長田 健一 OSADA, Kenichi; JP
Agent:
特許業務法人サンネクスト国際特許事務所 SUNNEXT INTERNATIONAL PATENT OFFICE; 東京都品川区東品川二丁目3番12号 シーフォ-トスクエア センタ-ビルディング16階 Seafort Square Center Building, 16F, 2-3-12, Higashishinagawa, Shinagawa-ku, Tokyo 1400002, JP
Priority Data:
2016-25278227.12.2016JP
Title (EN) MICROCOMPUTER AND LOGICAL CIRCUIT
(FR) MICRO-ORDINATEUR, ET CIRCUIT LOGIQUE
(JA) マイクロコンピュータ、論理回路
Abstract:
(EN) This microcomputer is connected to a logical circuit, and is provided with: a monitoring unit that monitors the state of the logical circuit; a storage unit that stores a plurality of information processing items to be executed by the microcomputer; and a processing unit that executes a process based on the state of the logical circuit and on at least one selected, on the basis of a communication frame inputted to the microcomputer, from among the information processing items.
(FR) L'invention concerne un micro-ordinateur connecté à un circuit logique. Le micro-ordinateur comprend : une unité de surveillance qui surveille l'état du circuit logique ; une unité de stockage qui stocke une pluralité d'éléments de traitement d'informations devant être exécutés par le micro-ordinateur ; et une unité de traitement qui exécute un processus basé sur l'état du circuit logique et au moins l'un sélectionné, sur la base d'une trame de communication entrée dans le micro-ordinateur, parmi les éléments de traitement d'informations.
(JA) 論理回路と接続されるマイクロコンピュータは、論理回路の状態を監視する監視部と、マイクロコンピュータが実施する複数の情報処理項目が格納される記憶部と、論理回路の状態と、マイクロコンピュータに入力される通信フレームに基づいて複数の情報処理項目から選択された少なくとも1つの情報処理項目と、に基づく処理を実行する処理部と、を備える。
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Office (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (EPO) (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: Japanese (JA)
Filing Language: Japanese (JA)