Search International and National Patent Collections

1. (WO2018026526) LOAD-STORE ORDERING IN A BLOCK-BASED PROCESSOR

Pub. No.:    WO/2018/026526    International Application No.:    PCT/US2017/042970
Publication Date: Fri Feb 09 00:59:59 CET 2018 International Filing Date: Fri Jul 21 01:59:59 CEST 2017
IPC: G06F 9/38
Applicants: MICROSOFT TECHNOLOGY LICENSING, LLC
Inventors: SMITH, Aaron L.
GRAY, Jan S.
Title: LOAD-STORE ORDERING IN A BLOCK-BASED PROCESSOR
Abstract:
Technology related to out-of-order processor architectures is disclosed. In one example of the disclosed technology, a processor includes decode logic and issue logic. The decode logic is configured to decode a store mask of an instruction block. The instruction block can include load and store instructions. Each load and store instruction includes an identifier specifying a relative program order of the load or store instruction within the instruction block. The store mask identifies positions of the store instructions within the program order of the instruction block. The issue logic is configured to issue at least one of the instructions of the instruction block out of program order. The issue logic can be configured to use the decoded store mask to only issue load instructions after all store instructions preceding the load instructions have issued.