Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2018017292) APPARATUS AND METHOD FOR CENTERING CLOCK SIGNAL IN CUMULATIVE DATA EYE OF PARALLEL DATA IN CLOCK FORWARDED LINKS
Latest bibliographic data on file with the International Bureau    Submit observation

Pub. No.: WO/2018/017292 International Application No.: PCT/US2017/039654
Publication Date: 25.01.2018 International Filing Date: 28.06.2017
IPC:
H04L 7/033 (2006.01) ,H03K 5/135 (2006.01)
H ELECTRICITY
04
ELECTRIC COMMUNICATION TECHNIQUE
L
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
7
Arrangements for synchronising receiver with transmitter
02
Speed or phase control by the received code signals, the signals containing no special synchronisation information
033
using the transitions of the received signal to control the phase of the synchronising-signal- generating means, e.g. using a phase-locked loop
H ELECTRICITY
03
BASIC ELECTRONIC CIRCUITRY
K
PULSE TECHNIQUE
5
Manipulating pulses not covered by one of the other main groups in this subclass
13
Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
135
by the use of time reference signals, e.g. clock signals
Applicants:
QUALCOMM INCORPORATED [US/US]; ATTN: International IP Administration 5775 Morehouse Drive San Diego, CA 92121-1714, US
Inventors:
BUNCE, Robert, Michael; US
Agent:
FOUNTAIN, George; US
Priority Data:
15/214,29619.07.2016US
Title (EN) APPARATUS AND METHOD FOR CENTERING CLOCK SIGNAL IN CUMULATIVE DATA EYE OF PARALLEL DATA IN CLOCK FORWARDED LINKS
(FR) APPAREIL ET PROCÉDÉ POUR CENTRER UN SIGNAL D'HORLOGE DANS UNE APPLICATION DATAEYE DE DONNÉES PARALLÈLES CUMULÉES DANS DES LIAISONS ACHEMINÉES PAR HORLOGE
Abstract:
(EN) An apparatus for setting the timing of a triggering edge of a clock signal with respect to received parallel data. The apparatus includes a set of flip-flops including respective data inputs, respective clock inputs, and respective data outputs, wherein the set of flip-flops are configured to generate a set of output data at the data output based on parallel data applied to the respective data inputs in response to a triggering edge of a clock signal applied to the clock inputs; a variable delay element configured to apply a calibrated delay to the clock signal; and a controller configured to generate a control signal for the variable delay element to apply the calibrated delay to the clock signal based on the set of output data generated at the data outputs of the set of flip-flops.
(FR) L'invention concerne un appareil permettant de programmer la synchronisation d'un front de déclenchement d'un signal d'horloge avec des données parallèles reçues. L'appareil comprend : un ensemble de bascules comprenant des entrées de données respectives, des entrées d'horloge respectives, et des sorties de données respectives, l'ensemble de bascules étant configuré pour générer un ensemble de données de sortie, à la sortie de données, sur la base de données parallèles appliquées aux entrées de données respectives en réponse à un front de déclenchement d'un signal d'horloge appliqué aux entrées d'horloge ; un élément à retard variable configuré pour appliquer un retard étalonné au signal d'horloge ; et un contrôleur configuré pour générer un signal de commande commandant à l'élément à retard variable d'appliquer le retard étalonné au signal d'horloge sur la base de l'ensemble de données de sortie générées aux sorties de données de l'ensemble de bascules.
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Office (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (EPO) (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)