WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Search
 
Browse
 
Translate
 
Options
 
News
 
Login
 
Help
 
Machine translation
1. (WO2018013406) FRACTIONAL-N PHASE LOCKED LOOP DELTA SIGMA MODULATOR NOISE REDUCTION USING CHARGE PUMP INTERPOLATION
Latest bibliographic data on file with the International Bureau    Submit observation

Pub. No.:    WO/2018/013406    International Application No.:    PCT/US2017/040978
Publication Date: 18.01.2018 International Filing Date: 06.07.2017
Chapter 2 Demand Filed:    22.11.2017    
IPC:
H03L 7/089 (2006.01), H03L 7/191 (2006.01), H03L 7/197 (2006.01)
Applicants: QUALCOMM INCORPORATED [US/US]; ATTN: International IP Administration 5775 Morehouse Drive San Diego, California 92121-1714 (US)
Inventors: ZHUANG, Jingcheng; (US).
CHEN, Xinhua; (US).
BOSSU, Frederic; (US).
TANG, Yiwu; (US)
Agent: LENKIN, Alan M.; (US).
LUTZ, Joseph; (US).
PARTOW-NAVID, Puya; (US).
FASHU-KANU, Alvin V.; (US)
Priority Data:
62/363,110 15.07.2016 US
15/272,307 21.09.2016 US
Title (EN) FRACTIONAL-N PHASE LOCKED LOOP DELTA SIGMA MODULATOR NOISE REDUCTION USING CHARGE PUMP INTERPOLATION
(FR) RÉDUCTION DE BRUIT DE MODULATEUR DELTA-SIGMA DE BOUCLE À VERROUILLAGE DE PHASE N FRACTIONNAIRE À L'AIDE D'UNE INTERPOLATION DE POMPE DE CHARGE
Abstract: front page image
(EN)A phase locked loop has a frequency divider included in a feedback path. The frequency divider generates a first output and a delayed output. The phase locked loop also includes a charge pump to generate an output current based on the first output and the delayed output of the frequency divider.
(FR)Une boucle à verrouillage de phase comporte un diviseur de fréquence inclus dans un chemin de rétroaction. Le diviseur de fréquence génère une première sortie et une sortie retardée. La boucle à verrouillage de phase comprend également une pompe de charge pour générer un courant de sortie sur la base de la première sortie et de la sortie retardée du diviseur de fréquence.
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
African Regional Intellectual Property Organization (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).
Publication Language: English (EN)
Filing Language: English (EN)