Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2017189578) A DISPLAY WITH REDUNDANT LIGHT EMITTING DEVICES
Latest bibliographic data on file with the International Bureau    Submit observation

Pub. No.: WO/2017/189578 International Application No.: PCT/US2017/029418
Publication Date: 02.11.2017 International Filing Date: 25.04.2017
IPC:
G09G 3/32 (2006.01)
G PHYSICS
09
EDUCATING; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
G
ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
3
Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
20
for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix
22
using controlled light sources
30
using electroluminescent panels
32
semiconductive, e.g. diodes
Applicants:
FACEBOOK TECHNOLOGIES, LLC [US/US]; 1601 Willow Road Menlo Park, CA 94025, US
Inventors:
PAPPAS, Ilias; US
LORD, Sean; US
LI, Yu-Hsuan; US
Agent:
HULSE, Robert A.; US
HULSE, Robert, A.; US
XIANG, Alan; US
CATHEY, Charles, D.; US
GALELA, Jennifer; US
Priority Data:
1607248.026.04.2016GB
Title (EN) A DISPLAY WITH REDUNDANT LIGHT EMITTING DEVICES
(FR) AFFICHAGE À DISPOSITIFS ÉLECTROLUMINESCENTS REDONDANTS
Abstract:
(EN) An active matrix display where in one embodiment each cell comprises: a driving circuit for providing current to light emitting devices placed in the cell under the control of a data driver signal, a first light emitting device location connected to the driving circuit and a second light emitting device location connected in series to the first light emitting device location. A first thin-film transistor (TFT) is connected in parallel with the first light emitting device location and a second TFT is connected in parallel with the second light emitting device location, its gate node connected to the gate node of the first TFT. One terminal of a third TFT is connected to the gate nodes of the first and second TFTs and selectively connects a control signal to the first and second TFTs under the control of a scan driver signal. The control signal determines which of a first or second light emitting device placed in the cell emits light when the driving circuit provides current.
(FR) Dans un mode de réalisation d'un affichage matriciel actif selon l'invention, chaque cellule comprend : un circuit d'attaque pour fournir du courant à des dispositifs électroluminescents placés dans la cellule sous la commande d'un signal de pilote de données, un premier emplacement de dispositif électroluminescent connecté au circuit d'attaque et un second emplacement de dispositif électroluminescent connecté en série au premier emplacement de dispositif électroluminescent. Un premier transistor à couche mince (TFT) est connecté en parallèle au premier emplacement de dispositif électroluminescent et un deuxième TFT est connecté en parallèle au second emplacement de dispositif électroluminescent, son nœud de grille étant connecté au nœud de grille du premier TFT. Une borne d'un troisième TFT est connectée aux nœuds de grille des premier et deuxième TFT et connecte sélectivement un signal de commande aux premier et deuxième TFT sous la commande d'un signal de pilote de balayage. Le signal de commande détermine lequel d'un premier ou d'un second dispositif électroluminescent placé dans la cellule émet de la lumière lorsque le circuit d'attaque fournit du courant.
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Office (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (EPO) (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)