WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Options
Query Language
Stem
Sort by:
List Length
Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2017189087) SYSTEMS AND METHODS FOR PERFORMING DIRECT MEMORY ACCESS (DMA) OPERATIONS
Latest bibliographic data on file with the International Bureau    Submit observation

Pub. No.: WO/2017/189087 International Application No.: PCT/US2017/019806
Publication Date: 02.11.2017 International Filing Date: 28.02.2017
IPC:
G06F 13/28 (2006.01)
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
13
Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
14
Handling requests for interconnection or transfer
20
for access to input/output bus
28
using burst mode transfer, e.g. direct memory access, cycle steal
Applicants: SANDISK TECHNOLOGIES LLC[US/US]; 6900 Dallas Parkway Suite 325 Plano, Texas 75024, US
Inventors: BENISTY, Shay; IL
SHARIFIE, Tal; IL
Agent: TOLER, JEFFREY G.; US
Priority Data:
15/142,34229.04.2016US
Title (EN) SYSTEMS AND METHODS FOR PERFORMING DIRECT MEMORY ACCESS (DMA) OPERATIONS
(FR) SYSTÈMES ET PROCÉDÉS DESTINÉS À EFFECTUER DES OPÉRATIONS D'ACCÈS DIRECT À LA MÉMOIRE (DMA)
Abstract:
(EN) A data storage device includes a memory and a controller coupled to the memory. The controller includes an interface to enable the controller to be coupled to an access device that includes a direct memory access (DMA) engine. The controller is configured to instruct the access device to perform an access device DMA operation to transfer data from a first location of a memory of the access device to a second location of the memory of the access device.
(FR) La présente invention concerne une mémoire de données comprenant une mémoire et un contrôleur couplé à la mémoire. Le contrôleur comprend une interface pour permettre au contrôleur d'être couplé à un dispositif d'accès qui comprend un moteur d'accès direct à la mémoire (DMA). Le contrôleur est configuré pour donner l'instruction au dispositif d'accès d'effectuer une mise en œuvre de DMA du dispositif d'accès pour transférer des données d'un premier emplacement d'une mémoire du dispositif d'accès à un second emplacement de la mémoire du dispositif d'accès.
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Office (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (EPO) (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)