Search International and National Patent Collections

1. (WO2017156469) ARCHITECTURE FOR ENSURING MONOTONICITY IN A DIGITAL-TO-ANALOG CONVERTER

Pub. No.:    WO/2017/156469    International Application No.:    PCT/US2017/021929
Publication Date: Fri Sep 15 01:59:59 CEST 2017 International Filing Date: Sat Mar 11 00:59:59 CET 2017
IPC: G05F 3/26
H03M 1/74
H03M 1/68
Applicants: AVNERA CORPORATION
Inventors: NILSON, Christopher, D.
Title: ARCHITECTURE FOR ENSURING MONOTONICITY IN A DIGITAL-TO-ANALOG CONVERTER
Abstract:
A current-mode, digital-to-analog converter (DAC) configured to convert a digital word input having j bits to an analog signal. The DAC has 2j current sources, an output node, a current divider, a first switch, and a second switch. Each of the 2j current sources is configured to produce a current having a value I0. The current divider has a programmable divide ratio, d, where 1/d is between 0 and 1. The first switch is configured to selectively couple 2j-l of the 2j current sources to the output node. One of the 2j current sources is not coupled to the output node. The second switch is configured to selectively couple each of the 2j current sources to the current divider. This architecture ensures that the fundamental transform of input code to output current always has a slope that does not change from positive to negative or from negative to positive.