Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2017155915) APPARATUSES AND METHODS FOR CACHE INVALIDATE
Latest bibliographic data on file with the International Bureau    Submit observation

Pub. No.: WO/2017/155915 International Application No.: PCT/US2017/021041
Publication Date: 14.09.2017 International Filing Date: 07.03.2017
IPC:
G06F 13/38 (2006.01) ,G06F 12/0802 (2016.01) ,G06F 9/30 (2006.01)
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
13
Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
38
Information transfer, e.g. on bus
[IPC code unknown for G06F 12/0802]
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
9
Arrangements for programme control, e.g. control unit
06
using stored programme, i.e. using internal store of processing equipment to receive and retain programme
30
Arrangements for executing machine- instructions, e.g. instruction decode
Applicants:
MICRON TECHNOLOGY, INC. [US/US]; 8000 S Federal Way Boise, Idaho 83716-9632, US
Inventors:
MURPHY, Richard C.; US
Agent:
WADDICK, Kevin G.; US
Priority Data:
15/066,67410.03.2016US
Title (EN) APPARATUSES AND METHODS FOR CACHE INVALIDATE
(FR) APPAREILS ET PROCÉDÉS D'INVALIDATION DE MÉMOIRE CACHE
Abstract:
(EN) The present disclosure includes apparatuses and methods for cache invalidate. An example apparatus comprises a bit vector capable memory device and a channel controller coupled to the memory device. The channel controller is configured to cause a bulk invalidate command to be sent to a cache memory system responsive to receipt of a bit vector operation request.
(FR) L'invention concerne des appareils et des procédés permettant d'invalider une mémoire cache. Un appareil donné à titre d'exemple comprend un dispositif de mémoire avec vecteur de bits ainsi qu'un contrôleur de canal couplé au dispositif de mémoire. Le contrôleur de canal est configuré pour provoquer l'envoi d'une commande d'invalidation à un système de mémoire cache en réponse à la réception d'une demande d'opération de vecteur de bits.
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Office (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (EPO) (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)