Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2017154461) METHOD FOR PRODUCING ELECTRODE FOIL AND METHOD FOR MANUFACTURING ELECTROLYTIC CAPACITOR
Latest bibliographic data on file with the International Bureau    Submit observation

Pub. No.: WO/2017/154461 International Application No.: PCT/JP2017/005036
Publication Date: 14.09.2017 International Filing Date: 13.02.2017
IPC:
H01G 9/055 (2006.01) ,H01G 9/00 (2006.01) ,H01G 9/04 (2006.01) ,H01G 9/042 (2006.01)
H ELECTRICITY
01
BASIC ELECTRIC ELEMENTS
G
CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
9
Electrolytic capacitors, rectifiers, detectors, switching devices, light-sensitive or temperature-sensitive devices; Processes of their manufacture
004
Details
04
Electrodes
048
characterised by their structure
055
Etched foil electrodes
H ELECTRICITY
01
BASIC ELECTRIC ELEMENTS
G
CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
9
Electrolytic capacitors, rectifiers, detectors, switching devices, light-sensitive or temperature-sensitive devices; Processes of their manufacture
H ELECTRICITY
01
BASIC ELECTRIC ELEMENTS
G
CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
9
Electrolytic capacitors, rectifiers, detectors, switching devices, light-sensitive or temperature-sensitive devices; Processes of their manufacture
004
Details
04
Electrodes
H ELECTRICITY
01
BASIC ELECTRIC ELEMENTS
G
CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
9
Electrolytic capacitors, rectifiers, detectors, switching devices, light-sensitive or temperature-sensitive devices; Processes of their manufacture
004
Details
04
Electrodes
042
characterised by the material
Applicants:
パナソニックIPマネジメント株式会社 PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD. [JP/JP]; 大阪府大阪市中央区城見2丁目1番61号 1-61, Shiromi 2-chome, Chuo-ku, Osaka-shi, Osaka 5406207, JP
Inventors:
小川 美和 OGAWA Miwa; --
河内 あゆみ KOCHI Ayumi; --
津田 康裕 TSUDA Yasuhiro; --
Agent:
鎌田 健司 KAMATA Kenji; JP
前田 浩夫 MAEDA Hiroo; JP
Priority Data:
2016-04719110.03.2016JP
Title (EN) METHOD FOR PRODUCING ELECTRODE FOIL AND METHOD FOR MANUFACTURING ELECTROLYTIC CAPACITOR
(FR) PROCÉDÉ DE PRODUCTION DE FEUILLE D’ÉLECTRODE ET PROCÉDÉ DE FABRICATION DE CONDENSATEUR ÉLECTROLYTIQUE
(JA) 電極箔の製造方法および電解コンデンサの製造方法
Abstract:
(EN) This method for manufacturing an electrolytic capacitor comprises: a step for subjecting a metal foil, which contains a first metal, to surface roughening; a step for forming a second dielectric layer, which contains an oxide of a second metal, on the surface of the surface-roughened metal foil by an atomic layer deposition method; and a step for forming a first dielectric layer, which contains an oxide of the first metal, between the metal foil and the second dielectric layer by subjecting the metal foil, on which the second dielectric layer has been formed, to chemical conversion.
(FR) Ce procédé de fabrication d'un condensateur électrolytique comprend : une étape consistant à soumettre une feuille de métal, qui contient un premier métal, à une rugosification de surface ; une étape consistant à former une seconde couche diélectrique, qui contient un oxyde d'un second métal, sur la surface de la feuille de métal rugosifiée en surface au moyen d'un procédé de dépôt de couche atomique ; et une étape consistant à former une première couche diélectrique, qui contient un oxyde du premier métal, entre la feuille de métal et la seconde couche diélectrique en soumettant la feuille de métal, sur laquelle a été formée la seconde couche diélectrique, à une conversion chimique.
(JA) 本発明の電解コンデンサの製造方法は、第1金属を含む金属箔を粗面化する工程と、前記粗面化した前記金属箔の表面に、原子層堆積法により、第2金属の酸化物を含む第2誘電体層を形成する工程と、前記第2誘電体層が形成された前記金属箔を化成して、前記金属箔と前記第2誘電体層との間に、前記第1金属の酸化物を含む第1誘電体層を形成する工程と、を備える。
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Office (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (EPO) (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: Japanese (JA)
Filing Language: Japanese (JA)