Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2017151220) DISCRETE TIME ANALOG SIGNAL PROCESSING FOR SIMULTANEOUS TRANSMIT AND RECEIVE
Latest bibliographic data on file with the International Bureau    Submit observation

Pub. No.: WO/2017/151220 International Application No.: PCT/US2017/012150
Publication Date: 08.09.2017 International Filing Date: 04.01.2017
IPC:
H04B 1/525 (2015.01) ,H03H 17/06 (2006.01)
[IPC code unknown for H04B 1/525]
H ELECTRICITY
03
BASIC ELECTRONIC CIRCUITRY
H
IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
17
Networks using digital techniques
02
Frequency-selective networks
06
Non-recursive filters
Applicants:
RAYTHEON COMPANY [US/US]; 870 Winter Street Waltham, MA 02451-1449, US
Inventors:
GIANVITTORIO, John, P.; US
KULTRAN, Denpol; US
MARR, Harry, B.; US
Agent:
GREEN, Robert, A.; US
Priority Data:
15/062,02504.03.2016US
Title (EN) DISCRETE TIME ANALOG SIGNAL PROCESSING FOR SIMULTANEOUS TRANSMIT AND RECEIVE
(FR) TRAITEMENT DE SIGNAL ANALOGIQUE EN TEMPS DISCRET POUR TRANSMISSION ET RÉCEPTION SIMULTANÉES
Abstract:
(EN) A reconfigurable discrete time analog signal processor includes a finite impulse response (FIR) filter configured to receive a portion of an RF transmit signal, to receive FIR coefficients, and to generate a leakage cancellation signal based on the portion of the RF transmit signal and the FIR coefficients, the FIR filter including sample and hold (SH) circuits configured to receive the portion of the RF transmit signal, to sample the portion of the RF transmit signal at successive sample times according to a sample clock, and to generate sampled analog voltage signals, and analog multipliers coupled to the SH circuits and configured to multiply the sampled analog voltage signals by binary multiplication factors to generate the leakage cancellation signal.
(FR) Selon l'invention, un processeur de signal analogique en temps discret reconfigurable comprend un filtre à réponse impulsionnelle finie (FIR) configuré pour recevoir une partie d'un signal de transmission RF, pour recevoir des coefficients de FIR, et pour produire un signal d'annulation de fuites en fonction de la partie du signal de transmission RF et des coefficients de FIR, le filtre à FIR contenant des circuits d'échantillonnage et de conservation (SH) configurés pour recevoir la partie du signal de transmission RF, échantillonner la partie du signal de transmission RF à des instants d'échantillonnage successifs en fonction d'une horloge d'échantillonnage, et produire des signaux de tension analogiques échantillonnés, et des multiplicateurs analogiques accouplés aux circuits de SH et configurés pour multiplier les signaux de tension analogiques échantillonnés par des facteurs de multiplication binaires pour produire le signal d'annulation de fuites.
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Office (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (EPO) (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)