Search International and National Patent Collections
|1. (WO2017149641) SIMULATOR|
|Applicants:||MITSUBISHI ELECTRIC CORPORATION
A multicore model simulator according to the present invention is characterized by being provided with: a plurality of processor core models for executing an inputted instruction; a processed time calculation unit for calculating a time of day, as a processed time, at which each of the processor core models has executed an instruction; a scheduler for selecting a next processor core model to execute from among the plurality of processor core models on the basis of the processed time calculated by the processed time calculation unit; and an overall time-holding unit for holding the overall processed time of the simulator that is determined from the processed time calculated by the processed time calculation unit, the processor core model selected by the scheduler executing a next instruction following directions of the scheduler. This configuration enables the accuracy of synchronization between multi-CPUs or multi-cores to be maintained while allowing the multi-CPUs or multi-cores to execute with different accuracies of execution, and makes accurate evaluation of performance possible.