Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2017112791) CONTINUOUS COARSE-TUNED PHASE LOCKED LOOP
Latest bibliographic data on file with the International Bureau

Pub. No.: WO/2017/112791 International Application No.: PCT/US2016/068074
Publication Date: 29.06.2017 International Filing Date: 21.12.2016
IPC:
H03L 7/08 (2006.01) ,H04L 7/033 (2006.01)
H ELECTRICITY
03
BASIC ELECTRONIC CIRCUITRY
L
AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
7
Automatic control of frequency or phase; Synchronisation
06
using a reference signal applied to a frequency- or phase-locked loop
08
Details of the phase-locked loop
H ELECTRICITY
04
ELECTRIC COMMUNICATION TECHNIQUE
L
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
7
Arrangements for synchronising receiver with transmitter
02
Speed or phase control by the received code signals, the signals containing no special synchronisation information
033
using the transitions of the received signal to control the phase of the synchronising-signal- generating means, e.g. using a phase-locked loop
Applicants:
TEXAS INSTRUMENTS INCORPORATED [US/US]; P.O. Box 655474, Mail Station 3999 Dallas, TX 75265-5474, US (AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BE, BF, BG, BH, BJ, BN, BR, BW, BY, BZ, CA, CF, CG, CH, CI, CL, CM, CN, CO, CR, CU, CY, CZ, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, FR, GA, GB, GD, GE, GH, GM, GN, GQ, GR, GT, GW, HN, HR, HU, ID, IE, IL, IN, IR, IS, IT, JP, KE, KG, KH, KM, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LT, LU, LV, LY, MA, MC, MD, ME, MG, MK, ML, MN, MR, MT, MW, MX, MY, MZ, NA, NE, NG, NI, NL, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SI, SK, SL, SM, SN, ST, SV, SY, SZ, TD, TG, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, ZA, ZM, ZW)
TEXAS INSTRUMENTS DEUTSCHLAND GMBH [DE/DE]; Haggertystrasse 1 85356 Freising, DE (DE, US)
TEXAS INSTRUMENTS JAPAN LIMITED [JP/JP]; 24-1, Nishi-shinjuku 6-chome Shinjuku-ku, Tokyo 160-8366, JP (JP)
Inventors:
ROMBACH, Gerd; DE
Agent:
DAVIS, Michael, A., Jr.; US
ALBIN, Gregory, J.; US
Priority Data:
15/385,10920.12.2016US
62/270,52521.12.2015US
Title (EN) CONTINUOUS COARSE-TUNED PHASE LOCKED LOOP
(FR) BOUCLE À PHASE ASSERVIE À RÉGLAGE GROSSIER CONTINU
Abstract:
(EN) In some examples, a phase-locked loop (PLL) system (100) includes a phase-frequency detector (PFD) (102) configured to compare a phase-frequency reference signal (114) and a feedback signal (136), a charge pump (CP) (104) electrically coupled to the PFD (102) and configured to produce a first tuning signal (120) based on an output (116) of the PFD (102), multiple integrator cells (210) electrically coupled to the CP (104) and configured to output multiple second tuning signals (128) based on a voltage of the first tuning signal (120) relative to a voltage reference signal (126), and a voltage-controlled oscillator (VCO) (106) electrically coupled to the CP (104) and to the multiple integrator cells (210) and configured to adjust a capacitance value of the VCO (106) based on the multiple second tuning signals (128). The capacitance value and the first tuning signal (120) affect a frequency of the feedback signal (136).
(FR) Selon des exemples, l’invention concerne un système (100) de boucle à phase asservie (PLL) qui inclut un détecteur de fréquence de phase (PFD) (102) configuré pour comparer un signal de référence (114) de fréquence de phase et un signal rétroactif (136), une pompe de charge (CP) (104) couplée électriquement à la PFD (102) et configurée pour produire un premier signal de réglage (120) sur la base d’une sortie (116) du PFD (102), plusieurs cellules d’intégrateurs (210) couplées électriquement au CP (104) et configurées pour émettre plusieurs deuxièmes signaux de réglage (128) sur la base d’une tension du premier signal de réglage (120) par rapport à un signal de référence de tension (126), et un oscillateur contrôlé en tension (VCO) (106) couplé électriquement au CP (104) et aux plusieurs cellules d’intégrateur (210) et configuré pour ajuster une valeur de capacité du VCO (106) sur la base des plusieurs deuxièmes signaux de réglage (128). La valeur de capacité et du premier signal de réglage (120) affecte une fréquence du signal rétroactif (136).
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)
Also published as:
CN108141217