Search International and National Patent Collections
Some content of this application is unavailable at the moment.
If this situation persists, please contact us atFeedback&Contact
1. (WO2017112227) VECTOR STORE/LOAD INSTRUCTIONS FOR ARRAY OF STRUCTURES
Latest bibliographic data on file with the International Bureau

Pub. No.: WO/2017/112227 International Application No.: PCT/US2016/063173
Publication Date: 29.06.2017 International Filing Date: 21.11.2016
IPC:
G06F 9/30 (2006.01)
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
9
Arrangements for programme control, e.g. control unit
06
using stored programme, i.e. using internal store of processing equipment to receive and retain programme
30
Arrangements for executing machine- instructions, e.g. instruction decode
Applicants:
INTEL CORPORATION [US/US]; 2200 Mission College Boulevard Santa Clara, California 95054, US
Inventors:
JHA, Ashish; US
OULD-AHMED-VALL, Elmoustapha; US
VALENTINE, Robert; IL
CHARNEY, Mark J.; US
GIRKAR, Milind B.; US
Agent:
PORTNOVA, Marina; US
ZHONG, Jialin; US
Priority Data:
14/977,78222.12.2015US
Title (EN) VECTOR STORE/LOAD INSTRUCTIONS FOR ARRAY OF STRUCTURES
(FR) INSTRUCTIONS DE STOCKAGE/CHARGEMENT DE VECTEUR POUR TABLEAU DE STRUCTURES
Abstract:
(EN) A processor comprises a plurality of vector registers, and an execution unit, operatively coupled to the plurality of vector registers, the execution unit comprising a logic circuit implementing a load instruction for loading, into two or more vector registers, two or more data items associated with a data structure stored in a memory, wherein each one of the two or more vector registers is to store a data item associated with a certain position number within the data structure.
(FR) Selon l'invention, un processeur comprend une pluralité de registres vectoriels, et une unité d'exécution, accouplée fonctionnellement à la pluralité de registres vectoriels, l'unité d'exécution comprenant un circuit logique mettant en œuvre une instruction de chargement permettant de charger, dans au moins deux registres vectoriels, au moins deux éléments de données associés à une structure de données stockée dans une mémoire, où chacun desdits registres vectoriels doit stocker un élément de données associé à un certain numéro de position dans la structure de données.
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)
Also published as:
CN108292217EP3394726