Some content of this application is unavailable at the moment.
If this situation persists, please contact us atFeedback&Contact
1. (WO2017112109) MEMORY MANAGEMENT OF HIGH-PERFORMANCE MEMORY
Latest bibliographic data on file with the International Bureau

Pub. No.: WO/2017/112109 International Application No.: PCT/US2016/060450
Publication Date: 29.06.2017 International Filing Date: 04.11.2016
IPC:
G06F 12/02 (2006.01) ,G06F 13/16 (2006.01)
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
12
Accessing, addressing or allocating within memory systems or architectures
02
Addressing or allocation; Relocation
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
13
Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
14
Handling requests for interconnection or transfer
16
for access to memory bus
Applicants:
INTEL CORPORATION [US/US]; 2200 Mission College Boulevard Santa Clara, California 95054, US
Inventors:
JHA, Ashish; US
JHA, Tulika; US
SUN, Mingqiu; US
Agent:
PERDOK, Monique, M.; US
Priority Data:
14/757,41823.12.2015US
Title (EN) MEMORY MANAGEMENT OF HIGH-PERFORMANCE MEMORY
(FR) GESTION DE MÉMOIRE DE MÉMOIRE À HAUTE PERFORMANCE
Abstract:
(EN) Various systems and methods for memory management of high-performance memory are described herein. A system for managing high-performance memory, the system comprising a random access memory; a high-performance memory, the high-performance memory of higher performance than the random access memory; and a memory management unit to: obtain execution metrics for a plurality of blocks resident in a random access memory; select a block from the plurality of blocks based on activity of the block; move the block to high-performance memory; and update a virtual memory mapping for the block from the random access memory to the high-performance memory.
(FR) L'invention concerne divers systèmes et procédés de gestion de mémoire de mémoire à haute performance. L'invention concerne un système de gestion de mémoire à haute performance, le système comprenant une mémoire vive; une mémoire à haute performance, la mémoire à haute performance ayant une performance supérieure à celle de la mémoire vive; et une unité de gestion de mémoire pour : obtenir des métriques d'exécution pour une pluralité de blocs résidant dans une mémoire vive; sélectionner un bloc parmi la pluralité de blocs en fonction d'une activité du bloc; déplacer le bloc vers la mémoire à haute performance; et mettre à jour un mappage de mémoire virtuelle pour le bloc de la mémoire vive à la mémoire à haute performance.
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)
Also published as:
CN108292265DE112016005970