Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2017111853) HYBRID SCHEDULING AND LATCH-BASED PIPELINES FOR LOW-DENSITY PARITY-CHECK DECODING
Latest bibliographic data on file with the International Bureau

Pub. No.: WO/2017/111853 International Application No.: PCT/US2015/000424
Publication Date: 29.06.2017 International Filing Date: 24.12.2015
IPC:
H03M 13/11 (2006.01) ,H03M 13/27 (2006.01) ,H04L 1/18 (2006.01)
H ELECTRICITY
03
BASIC ELECTRONIC CIRCUITRY
M
CODING, DECODING OR CODE CONVERSION, IN GENERAL
13
Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
03
Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
05
using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
11
using multiple parity bits
H ELECTRICITY
03
BASIC ELECTRONIC CIRCUITRY
M
CODING, DECODING OR CODE CONVERSION, IN GENERAL
13
Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
27
using interleaving techniques
H ELECTRICITY
04
ELECTRIC COMMUNICATION TECHNIQUE
L
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
1
Arrangements for detecting or preventing errors in the information received
12
by using return channel
16
in which the return channel carries supervisory signals, e.g. repetition request signals
18
Automatic repetition systems, e.g. van Duuren system
Applicants:
INTEL CORPORATION [US/US]; 2200 Mission College Boulevard Santa Clara, CA 95054, US
Inventors:
CHEN, Chia-Hsing; US
TANG, Wei; US
SHEIKH, Farhana; US
Agent:
KOLBINGER, Karl; US
Priority Data:
Title (EN) HYBRID SCHEDULING AND LATCH-BASED PIPELINES FOR LOW-DENSITY PARITY-CHECK DECODING
(FR) PLANIFICATION HYBRIDE ET PIPELINES À VERROU POUR LE DÉCODAGE PAR CONTRÔLE DE PARITÉ FAIBLE DENSITÉ
Abstract:
(EN) A pipeline decoding system for performing pipelined decoding of a codeword characterized by one or more parity checks may include a first pipeline stage circuit configured to process a first parity set composed of one or more first parity checks of the codeword and to process a second parity set composed of one or more second parity checks of the codeword, a second pipeline stage circuit configured to generate one or more codeword update messages for the second parity set based on a first estimate of the codeword, and a third pipeline stage circuit configured to update the first estimate of the codeword with one or more codeword update messages for the first parity set to obtain a second estimate of the codeword.
(FR) L'invention concerne un système de décodage de pipelines destiné à exécuter un décodage pipeline d'un mot-code, caractérisé en ce qu'au moins un contrôle de parité peut comprendre un premier circuit d'étage de pipeline configuré pour traiter un premier ensemble de parités composé d'au moins un contrôle de parité du mot-code, ainsi que pour traiter un second ensemble de parités composé d'au moins un contrôle de parité du mot-code, un deuxième circuit d'étage de pipeline configuré pour générer au moins un message de mise à jour de mot-code pour le second ensemble de parités, sur la base d'une première estimation du mot-code, et un troisième circuit d'étage de pipeline configuré pour mettre à jour la première estimation du mot-code avec au moins un message de mise à jour de mot-code pour le premier ensemble de parités, afin d'obtenir une seconde estimation du mot-code.
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)
Also published as:
CN108370253US20180351575