WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Options
Query Language
Stem
Sort by:
List Length
1. (WO2017070001) LOGICAL ADDRESS HISTORY MANAGEMENT IN MEMORY DEVICE
Latest bibliographic data on file with the International Bureau    Submit observation

Pub. No.: WO/2017/070001 International Application No.: PCT/US2016/056854
Publication Date: 27.04.2017 International Filing Date: 13.10.2016
IPC:
G06F 12/02 (2006.01) ,G06F 13/16 (2006.01)
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
12
Accessing, addressing or allocating within memory systems or architectures
02
Addressing or allocation; Relocation
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
13
Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
14
Handling requests for interconnection or transfer
16
for access to memory bus
Applicants: MICRON TECHNOLOGY, INC[US/US]; 8000 So. Federal Way Boise, ID 83716-9632, US
Inventors: RECHE, Cory, J.; US
LEE, Phil, W.; US
Agent: PERDOK, Monique, M.; US
ARORA, Suneel; US
BEEKMAN, Marvin; US
BLACK, David, W.; US
GOULD, James, R.; US
SCHEER, Bradley, W.; US
WOO, Justin, N.; US
Priority Data:
14/887,95120.10.2015US
Title (EN) LOGICAL ADDRESS HISTORY MANAGEMENT IN MEMORY DEVICE
(FR) GESTION D’HISTORIQUES D’ADRESSES LOGIQUES DANS UN DISPOSITIF DE MÉMOIRE
Abstract:
(EN) Some embodiments include apparatuses and methods including memory cells and a control unit to store information in a portion of the memory cells and to generate an entry associated with the information. The information is associated with a logical address recognized by a host. The entry includes an indicator indicating that the information is to be preserved for a creation of an image of information associated with logical addresses in a logical address space recognized by the host.
(FR) Certains modes de réalisation se rapportent à des appareils et à des procédés comprenant des cellules de mémoire et une unité de commande servant à stocker des informations dans une partie des cellules de mémoire et à générer une entrée associée aux informations. Les informations sont associées à une adresse logique reconnue par un hôte. L’entrée comprend un indicateur indiquant que les informations doivent être conservées pour la création d’une image d'informations associées aux adresses logiques dans un espace d’adresses logiques reconnues par l’hôte.
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Office (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (EPO) (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)