WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Options
Query Language
Stem
Sort by:
List Length
1. (WO2017066011) SELF BIASING DRIVER CIRCUIT FOR VOLTAGE BOOSTING
Latest bibliographic data on file with the International Bureau    Submit observation

Pub. No.: WO/2017/066011 International Application No.: PCT/US2016/055093
Publication Date: 20.04.2017 International Filing Date: 03.10.2016
Chapter 2 Demand Filed: 28.03.2017
IPC:
H02M 3/07 (2006.01) ,G11C 5/14 (2006.01) ,H03K 17/00 (2006.01)
H ELECTRICITY
02
GENERATION, CONVERSION, OR DISTRIBUTION OF ELECTRIC POWER
M
APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
3
Conversion of dc power input into dc power output
02
without intermediate conversion into ac
04
by static converters
06
using resistors or capacitors, e.g. potential divider
07
using capacitors charged and discharged alternately by semiconductor devices with control electrode
G PHYSICS
11
INFORMATION STORAGE
C
STATIC STORES
5
Details of stores covered by group G11C11/63
14
Power supply arrangements
H ELECTRICITY
03
BASIC ELECTRONIC CIRCUITRY
K
PULSE TECHNIQUE
17
Electronic switching or gating, i.e. not by contact-making and -breaking
Applicants: MICROSOFT TECHNOLOGY LICENSING, LLC[US/US]; Attn: Patent Group Docketing (Bldg. 8/1000) One Microsoft Way Redmond, Washington 98052-6399, US
Inventors: SAHAR, Ran; US
Agent: MINHAS, Sandip; US
CHEN, Wei-Chen Nicholas; US
DRAKOS, Katherine J.; US
KADOURA, Judy M.; US
HOLMES, Danielle J.; US
SWAIN, Cassandra T.; US
WONG, Thomas S.; US
CHOI, Daniel; US
GODDAR, Heinz; Boehmert & Boehmert Hollerallee 32 28209 Bremen, DE
Priority Data:
14/883,67115.10.2015US
Title (EN) SELF BIASING DRIVER CIRCUIT FOR VOLTAGE BOOSTING
(FR) CIRCUIT D'ATTAQUE À POLARISATION AUTOMATIQUE PERMETTANT UNE ÉLÉVATION DE TENSION
Abstract:
(EN) A driver circuit for voltage boosting comprises a plurality of circuit cells, each configured to amplify voltage applied thereto; and a plurality of inter-cell switching circuits, arranged to controllably concatenate the cells in series such that, for any pair of adjacent cells, voltage amplified by one cell of the pair is applied, via a respective inter-cell switching circuit, to another cell of the pair. At least one of the inter-cell switching circuits comprises a transistor and a capacitor connected in parallel to each other such that a source-gate voltage of the transistor equals a voltage drop on the capacitor at all times.
(FR) Un circuit d'attaque permettant une élévation de tension comprend : une pluralité de cellules de circuit, chaque cellule étant conçue pour amplifier une tension qui lui est appliquée ; et une pluralité de circuits de commutation intercellulaire conçus pour concaténer de manière contrôlable les cellules en série de telle sorte que, pour deux cellules adjacentes, une tension amplifiée par une des deux cellules est appliquée à l'autre des deux cellules par l'intermédiaire d'un circuit de commutation intercellulaire respectif. Au moins un des circuits de commutation intercellulaire comprend un transistor et un condensateur raccordés en parallèle l'un à l'autre de telle sorte qu'une tension de source-grille du transistor est toujours égale à une chute de tension du condensateur.
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Office (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (EPO) (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)