Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2017038309) TRANSFER CONTROL DEVICE, TERMINAL DEVICE, AND TRANSFER CONTROL METHOD
Latest bibliographic data on file with the International Bureau   

Pub. No.: WO/2017/038309 International Application No.: PCT/JP2016/071909
Publication Date: 09.03.2017 International Filing Date: 26.07.2016
IPC:
G09G 5/00 (2006.01) ,G09G 5/12 (2006.01) ,G09G 5/18 (2006.01) ,G09G 5/36 (2006.01) ,G09G 5/391 (2006.01) ,H04N 19/112 (2014.01) ,H04N 19/146 (2014.01) ,H04N 19/172 (2014.01)
G PHYSICS
09
EDUCATING; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
G
ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
5
Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
G PHYSICS
09
EDUCATING; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
G
ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
5
Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
12
Synchronisation between the display unit and other units, e.g. other display units, video-disc players
G PHYSICS
09
EDUCATING; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
G
ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
5
Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
18
Timing circuits for raster scan displays
G PHYSICS
09
EDUCATING; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
G
ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
5
Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
36
characterised by the display of individual graphic patterns using a bit-mapped memory
G PHYSICS
09
EDUCATING; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
G
ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
5
Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
36
characterised by the display of individual graphic patterns using a bit-mapped memory
39
Control of the bit-mapped memory
391
Resolution modifying circuits, e.g. variable screen formats
[IPC code unknown for H04N 19/112][IPC code unknown for H04N 19/146][IPC code unknown for H04N 19/172]
Applicants:
シャープ株式会社 SHARP KABUSHIKI KAISHA [JP/JP]; 大阪府堺市堺区匠町1番地 1, Takumi-cho, Sakai-ku, Sakai City, Osaka 5908522, JP
Inventors:
桑島 秀紀 KUWAJIMA, Hidenori; --
朝井 淳毅 ASAI, Junki; --
Agent:
特許業務法人HARAKENZO WORLD PATENT & TRADEMARK HARAKENZO WORLD PATENT & TRADEMARK; 大阪府大阪市北区天神橋2丁目北2番6号 大和南森町ビル Daiwa Minamimorimachi Building, 2-6, Tenjinbashi 2-chome Kita, Kita-ku, Osaka-shi, Osaka 5300041, JP
Priority Data:
2015-17136931.08.2015JP
Title (EN) TRANSFER CONTROL DEVICE, TERMINAL DEVICE, AND TRANSFER CONTROL METHOD
(FR) DISPOSITIF ET PROCÉDÉ DE COMMANDE DE TRANSFERT, DISPOSITIF TERMINAL
(JA) 転送制御装置、端末装置及び転送制御方法
Abstract:
(EN) Provided is a transfer control device such that power consumption can be reduced and the reduction in display quality can be suppressed. A host processor (101) according to the present invention includes a display data transmission circuit (11) that transmits display data to a driver (102) in interlaced mode or non-interlaced mode in accordance with the transmission rate of display data detected by a transmission rate detection circuit (10).
(FR) La présente invention concerne un dispositif de commande de transfert permettant de réduire la consommation de courant sans nuire à la qualité de l'affichage. Un processeur hôte (101) d'après la présente invention comprend un circuit de transmission de données d'affichage (11) qui transmet des données d'affichage à un conducteur (102) en un mode entrelacé ou en un mode non entrelacé en fonction du débit de transmission de données d'affichage détecté par un circuit de détection de débit de transmission (10).
(JA) 低消費電力化を図り、且つ表示品位の低下を抑えることができる転送制御装置を提供する。本発明のホストプロセッサ(101)は、伝送量検出回路(10)によって検出された、表示データの伝送量に応じて、インターレース方式またはノンインターレース方式により表示データをドライバ(102)に送信する表示データ送信回路(11)を備える。
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Office (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (EPO) (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: Japanese (JA)
Filing Language: Japanese (JA)