WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Search
 
Browse
 
Translate
 
Options
 
News
 
Login
 
Help
 
Machine translation
1. (WO2016085763) INTEGRATED CIRCUIT DEVICE WITH PROGRAMMABLE ANALOG SUBSYSTEM
Latest bibliographic data on file with the International Bureau   

Pub. No.:    WO/2016/085763    International Application No.:    PCT/US2015/061654
Publication Date: 02.06.2016 International Filing Date: 19.11.2015
IPC:
G06G 7/12 (2006.01), H03K 19/177 (2006.01)
Applicants: CYPRESS SEMICONDUCTOR CORPORATION [US/US]; 198 Champion Court San Jose, CA 95134 (US)
Inventors: THIAGARAJAN, Eashwar; (US).
KUTZ, Harold, M.; (US).
KLEIN, Hans; (US).
JOHAL, Jaskarn, Singh; (US).
VANITEGEM, Jean-Paul; (US).
PERRY, Kendall, V., Castor; (US).
HASTINGS, Mark, E; (US).
RICHARDSON JR, Amsby, D; (US).
MAROOR, Anasuya, Pai; (US).
KHAN, Ata; (US).
SEGUINE, Dennis, R.; (US).
LIEPOLD, Carl, Ferdinand; (US).
STANSELL, Galen, E.; (US)
Priority Data:
62/084,142 25.11.2014 US
14/670,295 26.03.2015 US
Title (EN) INTEGRATED CIRCUIT DEVICE WITH PROGRAMMABLE ANALOG SUBSYSTEM
(FR) DISPOSITIF À CIRCUIT INTÉGRÉ AYANT UN SOUS-SYSTÈME ANALOGIQUE PROGRAMMABLE
Abstract: front page image
(EN)An integrated circuit (IC) device can include a plurality of analog blocks, including at least one fixed function analog circuit, a plurality of reconfigurable analog circuit blocks, at least one analog routing block reconfigurable to provide signal paths between any of the analog blocks; and a digital section comprising digital circuits; wherein each analog block includes dedicated of signal lines coupled to the at least one analog routing block.
(FR)L'invention se rapporte à un dispositif à circuit intégré (IC) qui peut comprendre : une pluralité de blocs analogiques, comportant au moins un circuit analogique à fonction fixe, une pluralité de blocs de circuits analogiques reconfigurables, au moins un bloc de routage analogique reconfigurable pour fournir des chemins de signaux entre n'importe lesquels des blocs analogiques ; et une section numérique incluant des circuits numériques. Chaque bloc analogique comprend des lignes de signaux spécialisées couplées auxdits blocs de routage analogiques.
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
African Regional Intellectual Property Organization (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).
Publication Language: English (EN)
Filing Language: English (EN)