Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2015047230) HIGH-VOLTAGE TOLERANT INPUT VOLTAGE BUFFER CIRCUIT
Latest bibliographic data on file with the International Bureau   

Pub. No.: WO/2015/047230 International Application No.: PCT/US2013/061491
Publication Date: 02.04.2015 International Filing Date: 24.09.2013
IPC:
H03K 19/003 (2006.01) ,H03K 19/0175 (2006.01)
[IPC code unknown for H03K 19/03]
H ELECTRICITY
03
BASIC ELECTRONIC CIRCUITRY
K
PULSE TECHNIQUE
19
Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
0175
Coupling arrangements; Interface arrangements
Applicants:
INTEL CORPORATION [US/US]; 2200 Mission College Boulevard MS: RNB-4-150 Santa Clara, California 95054, US
Inventors:
LAU, Ker Yon; MY
Agent:
MUGHAL, Usman A.; Blakely, Sokoloff, Taylor & Zafman 1279 Oakmead Parkway Sunnyvale, California 94085-4040, US
Priority Data:
Title (EN) HIGH-VOLTAGE TOLERANT INPUT VOLTAGE BUFFER CIRCUIT
(FR) CIRCUIT TAMPON À TENSION D'ENTRÉE TOLÉRANT LA HAUTE TENSION
Abstract:
(EN) Described is an apparatus comprising a first node to receive signal; a second node to provide an output signal; a voltage limiter circuit operating under a first supply voltage, the voltage limiter coupled to the first and the second nodes; and a bypass circuit operating under the first supply voltage, the bypass circuit coupled to the voltage limiter circuit and is capable of being enabled to electrically short the first node to the second node.
(FR) La présente invention concerne un appareil qui comprend un premier nœud pour recevoir un signal ; un second nœud pour fournir un signal de sortie ; un circuit limiteur de tension fonctionnant sous une première tension d'alimentation, le limiteur de tension étant couplé aux premier et second nœuds ; et un circuit de dérivation fonctionnant sous la première tension d'alimentation, le circuit de dérivation étant couplé au circuit limiteur de tension et étant susceptible d'être activé, afin de court-circuiter électriquement le premier nœud vers le second nœud.
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Office (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (EPO) (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)